

Muen System Specification

Adrian-Ken Rueegsegger, Reto Buerki

v0.6, September 2, 2021

無縁

Copyright © 2021 codelabs GmbH
Copyright © 2021 secunet Security Networks AG

Further publications, reprints, duplications or recordings - no matter in which form, of the entire document or parts of it - are only permissible with the prior consent of codelabs GmbH or secunet Security Networks AG.

Contents

1	Introduction	5
2	System Policy	6
2.1	Policy Format	6
3	System Integration	8
4	Tau0 Concept	11
4.1	Static Mode of Operation	11
4.2	Dynamic	11
5	Toolchain	13
5.1	Overview	13
5.2	Core Tools	16
5.3	Additional Tools	22
6	Policy Validation	25
6.1	Device Domains	25
6.2	Scheduling	25
6.3	Configuration	26
6.4	Kernel	26
6.5	Memory	26
6.6	Platform	28
6.7	Model Specific Registers (MSR)	28
6.8	Files	28
6.9	Devices	29
6.10	Subjects	29
6.11	Hardware	30
6.12	Events	31
7	Policy Structure	32
7.1	Policy Schema Documentation	32
8	Appendix	91
8.1	Annotated Example Policy	91
9	Bibliography	125

List of Figures

3.1 System Integration	9
5.1 Build process	14

Listings

5.1	τ 0 Command Stream	19
8.1	Demo System (VT-d)	91

Chapter 1

Introduction

The Muen system policy is a description of a component-based system running on top of the Muen Separation Kernel (SK). It defines what hardware resources are present, how many active components (called subjects) the system is composed of, how they interact and which system resources they are allowed to access. The contents a Muen system policy is composed of are outlined in chapter 2.

A system integrator specifies and configures such a component-based system at integration time in XML format. The Muen toolchain transforms the system description in multiple steps to the final system description, resolving abstractions which exist to make life simpler and less error-prone to the integrator. Additionally, the toolchain also creates various build artifacts which are incorporated into the system image. Chapter 3 gives an overview of the system integration process.

The Muen SK can be regarded as a policy enforcement engine, in the sense that it has no knowledge about the actual content of the generated data structures and in consequence the policy. For example, it knows nothing about the contents of subject page tables which define a subject's address space, nor does it know anything about its own page tables. In fact, these structures are not even mapped into the kernel.

The most important and final step in the integration of a Muen system is the actual generation of the data structures which guarantee subject isolation and the composition of the final system image. This step is performed by a trusted system composer called (static) τ_0 (Tau Zero). The concept of τ_0 is introduced in chapter 4.

Section 5 explains every tool and the system image composer in detail. It also presents the usage of each tool. Section 6 then outlines all semantic checks performed on the system policy primarily by the validation tool, but also by other tools in the toolchain.

Finally section 7 specifies the XML schema and structure of the source format of the Muen system policy. Explanations and examples illustrate how to configure a component-based system with the Muen SK.

Chapter 2

System Policy

The Muen policy specifies the following properties of a system:

- Configuration values
- Hardware resources
- Platform description
- Physical memory regions
- Device domains
- Events
- Communication channels
- Components
- Subjects
- Scheduling plans

The policy serves as a static description of a Muen system. Since all aspects of the system are fixed at integration time the policy is very well suited for automated as well as manual validation prior to system execution.

The details of each property above is outlined with examples in the XSD-schema of the format source policy in section 7.

2.1 Policy Format

The system policy is specified in XML. There are currently three different policy formats:


- Source Format
- Format A
- Format B

The motivation to have several policy formats is to provide abstractions and a compact way for users to specify a system in format source while simultaneously facilitate traceability as well as reduced complexity of tools operating on the policy formats A and B.

The implementation of such tools is simplified by the absence of higher-level abstractions in the latter formats which would make the extraction of input data more involved.

Furthermore, the final format B must specify every aspect of the system explicitly, e.g. all attributes have a concrete value assigned, something which would be very tedious and repetitive and that burden should not be put on an integrator.

The following sections give more detail about each policy format.

 Only the policy in format source intended for system integrators is specified in this document. Other formats are processed by the toolchain and thus considered *internal*. While it is possible to specify a system policy in format A or B, it is not recommended.

2.1.1 Source Format

The user-specified policy is written in the so called *source format*. Constructs such as channels provide abstractions to simplify the specification of component-based systems. Many XML elements and attributes are optional and are *expanded* during later steps of the policy compilation process.

Kernel and $\tau 0$ subject (4.2) resources are not part of the source format since they are automatically added as part of the policy expansion step.

The use of configuration values enables parametrization of the system policy.

The policy in source format is specified in detail in section 7, while appendix 8.1 provides an annotated example policy illustrating the various policy elements.

2.1.2 Format A

Format A is a processed version of the source format where all inclusions of external files are resolved and abstractions such as channels have been deconstructed into their constituent parts. For example, a channel is expanded to a physical memory region and the corresponding writer and reader subject mappings with the appropriate access rights. Optional associated events have been automatically created and correctly linked with the designated subjects.

In this format all implicit elements, such as for example automatically generated page table memory regions, are specified. The kernel and $\tau 0$ configuration is also declared as part of format A.

The only optional attributes are addresses of physical memory regions.

2.1.3 Format B

Format B is equivalent to Format A except that all physical memory regions have a fixed location (i.e. their physical address is set).

Chapter 3

System Integration

A Muen system defined via the system policy is transformed and integrated by various tools to generate a bootable system image.

The directed graph [3.1](#) on page [9](#) illustrates the process.

At the top, the graph shows how configuration and build parameters are applied to the following constituents of the system policy:

- Hardware description (static)
Contains manually specified devices by the integrator, e.g. common hardware like I/O ports of a PC speaker. Such devices are not automatically collected by the hardware configuration generator.
- Hardware description (generated)
Hardware description extracted from a running Linux system by the `mugenhwcfg` tool (section [5.3.3](#)).
- Platform description
Common names and abstractions to form a unifying view over different hardware configurations. Additionally, platform-specific configuration values can be provided here.
- System description
Specification of an actual component-based system running on the Muen SK.

These combined inputs form the parameterized system policy in format source, which can be used by components to extract system information. Such information might be for example the log channel count of a debug server subject, or whether a specific debug facility has been enabled by the system integrator.

The CSPECs mechanism outlined in the *Muen Component Specification* document [\[1\]](#) can be used by components to generate source specifications (e.g. in SPARK/Ada) from the component description. Furthermore, a component might expand its own component description with information extracted from system information, or it might use the `mucbinsplit` tool (section [5.3.5](#)) to automatically fill in the memory regions provided by its binary after compilation. The expanded component description is then merged with the system policy for further processing.

After all component descriptions have been merged into the system policy, it is expanded by the expander tool (section [5.2.3](#)). This step transforms the system policy from format source to format A. Abstractions like directed channels are now resolved to basic shared memory mechanisms and events, non-present optional attributes are added and set to default values.

The allocator tool ([5.2.4](#)) then loops over all physical memory regions which have no address assigned and places them in memory by allocating a region and thus a physical start address from the usable pool. The usable pool information is extracted from the allocatable memory block list ([7.1.12](#)) in the system policy. This process transforms the policy to format B where all elements must be present and attributes specified.

The policy is then checked for consistency and configuration errors by the validator tool ([5.2.5](#)). If a misconfiguration is found, the user is informed and the build aborts. The extensive checks performed by the validator tool are listed in section [6](#). If no error is found, the system policy is then ready to be used for three subsequent steps:




Figure 3.1: System Integration

- Generate kernel specifications (SPARK/Ada source files)
- Generate structures for subjects
- Create a command stream for τ_0

The kernel source specifications contain tables and constants which represent the policy that is compiled into the kernel as part of the kernel build process and enforced at runtime.

An example of generated subject structures are ACPI tables, which are mapped into a Linux VM to announce the available hardware resources.

The command stream generator (5.2.7) generates instructions in XML format for the τ_0 system composer explained in the following section.

Chapter 4

Tau0 Concept

The XML command stream together with the other build artifacts like subject structures or the kernel binary is provided as input to the trusted system composer τ_0 . Its task is to compose a system image while making sure that certain invariants are not violated. The τ_0 concept is a mechanism to gradually increase the flexibility of a component based system while keeping a high level of assurance regarding the correctness of isolation enforcement.

There are two modes of operation for τ_0 :

- static
- dynamic

In the static scenario, the task of τ_0 is to construct a bootable system image by assembling the input files and generating data structures such as page tables, all while checking that invariants necessary for correct isolation are valid. An example for such an invariant is that no subject memory mapping may reference a memory region containing paging structures.

For the dynamic case, the goal is to have a trusted τ_0 subject with additional privileges to interact with the Muen SK over a special τ_0 interface. This will allow τ_0 to change certain clearly defined aspects of the system state at runtime. A potential use-case would be to set up a new subject, assign resources like memory and devices to it and then instruct the kernel to schedule it.

Since it must be guaranteed that a dynamic system is as secure as the static one, τ_0 must be developed with the same care as the kernel itself, meaning it must be written in SPARK/Ada and security properties which provide hard isolation must be formally proven. This process is currently ongoing.

4.1 Static Mode of Operation

The static variant is the one which is currently implemented. τ_0 runs at integration time and assembles the system image by constructing the data structures guaranteeing isolation and merging in the build artifacts of the other Muen tools, like untrusted ACPI data structures for Linux VMs.

Static τ_0 fulfills its task by creating the system image in memory while processing the commands from the command stream. See listing 5.1 on page 19 for an example command stream.

τ_0 is written in SPARK/Ada and it applies memory typization to formally prove aspects of the system. Command processing starts from a well-known good state and it is enforced that each system state transition resulting from a new command input results in a good state again by showing that invariants hold after the transition. If not, the command is rejected and the build aborts.

See the project README or the webpage¹ for more information about the current state of τ_0 .

4.2 Dynamic

While the system image is composed by the static variant of τ_0 , the goal is to run the same code as τ_0 subject at runtime. Note that this is not yet implemented but planned as a way

¹<https://muen.sk/tau0.html>

forward to achieve more dynamic systems while having the same assurance about security and safety properties.

The dynamic τ_0 running as subject will reconstruct the system state defined at integration time and continue to process commands starting from there. Depending on the system use case, commands might be sent to dynamic τ_0 by a special control subject.

The dynamic variant can be divided into multiple sub-variants, depending on how much dynamic system behavior is allowed. For example, the initial dynamic variant might only allow entity construction, not destruction.

Chapter 5

Toolchain

5.1 Overview

While the previous section 3 presented an overview of the system integration process and section 4 introduced the τ_0 concept, this section focuses on the detailed description of the tools forming the Muen toolchain.

The tool-based processing of the Muen system policy can be divided into the following steps:

- Policy merging
- Components build
- Components specification merging
- Policy compilation
- Policy validation
- Structure generation
- Command stream generation for τ_0
- Image generation by τ_0

Following the Unix philosophy "A program should do only one thing and do it well" each of the tools only performs a specific task. They work in conjunction to process a user-defined policy and build a bootable system image. Figure 5.1 presents another illustration of the policy processing, this time laying the focus on the tools. The following sections explain each processing step while section 5.2 describes each tool separately.

5.1.1 Policy Merging

The Merger tool outlined in section 5.2.1 is responsible to merge XML files stored at different locations on the file system into one system policy in format source.

The tool reads a system configuration in XML format to locate the following files:

- System policy
- Hardware specification
- Additional hardware specification
- Platform specification

The tool also provides an implementation of the XML XInclude mechanism¹. Using includes, the policy writer is able to separate and organize the system policy as desired. Instead of specifying the whole policy in one file, subject specifications can for example be split into separate files, or

¹<http://www.w3.org/TR/xinclude-11/>




Figure 5.1: Build process

common parts shared by different system descriptions can be extracted, thus modularizing and simplifying the policy specification task.

After the merge step, the resulting policy is well formatted to minimize the difference in the generated policies resulting from the subsequent tasks. This allows the user to review (`diff`) and therefore verify the results of each policy compilation task.

Expressions can be used to formulate (nested) boolean terms using the numeric equality/inequality and logical operators. They are evaluated to boolean config values prior to processing conditionals.

The use of conditionals enables selective activation of parts of the source policy depending on the value of a given config variable. This allows flexible parameterization of a system during policy compilation by setting the value of a config variable or formulating an appropriate boolean expression.

Config variable substitution enables the policy writer to set the value of attributes to those of referenced config values. Attributes that start with a dollar sign followed by a config value name are substituted by the value of the config variable.

5.1.2 Components Build

After hardware, platform and high-level system policy are merged into a single source policy file, components may extract relevant information. For example an XSL transformation (XSLT) script could extract the I/O port of a specific device and create a corresponding configuration value based on it, which is then included in the component specification.

The `mucgenspec` tool described in 5.2.9 implements the blue *Specgen* task shown in figure 5.1. It is used to process component specifications and, similar to the policy merger, supports conditionals, expressions and configuration value substitutions. It also generates Ada/SPARK packages containing constants derived from the declared component resources and config values. These constants can be used to reliably address specific or configurable resources in the source code.

After the component specification has been processed, the component source code is compiled into a binary.

The `mucbinsplit` tool described in 5.3.5 can be used to extract ELF sections of the component binary into separate files. It automatically extends the component specification by adding a corresponding memory region with the appropriate access rights (e.g. executable, writable) for text, rodata, data, bss and stack sections.

5.1.3 Components Specification Merging

The processed component specifications are merged into the system source policy by the Muen component specification joiner tool described in section 5.2.2.

This step is optional as static component specifications which need no processing can also be manually specified in the system policy directly.

5.1.4 Policy Compilation

Policy compilation encompasses the tasks involved to transform the policy from source format to format A and finally to format B, which is the fully expanded format with no implicit properties.

The Expander tool takes care of completing the user-specified policy with additional information and resolving abstractions only available in format source to their corresponding low-level constructs.

For example, the concept of *channels* only exists in format source. Therefore a channel specified in format source must be expanded to shared memory regions with optional associated events in format A. Also, the Expander tool inserts specifications for the Muen kernel itself so the user is lifted from that burden. Generally, the aim of the expansion task is to make the life of a policy writer as easy as possible by expanding all information which can be derived automatically. Section 5.2.3 explains the Expander tool in detail.

The result of the expansion task is a policy in format A which is the input for the Allocator tool. This tool is responsible to assign physical memory addresses to all memory regions which are not already explicitly placed in memory. By querying the hardware section of the policy, the tool is aware of the total amount of available RAM on a specific system and allocates regions of it for memory elements with no explicit physical address. The Allocator tool also implements optimization strategies to keep the resulting system image as small as possible. For example, file-backed memory regions (e.g. a memory region storing a component executable) are preferably placed in lower physical regions. See section 5.2.4 for a description of the Allocator tool.

After the allocation task is complete, the policy is stored in format B. This format states all system properties explicitly and is used as input for the Validation step.

5.1.5 Policy Validation

Before structures required to pack the final system image are generated, the policy must be thoroughly validated to catch errors in the system specification. Such errors might range from overlapping memory, undefined resource references to incomplete scheduling plans etc. The Validator task performs checks that assure the policy in format B is sound and free from higher-level errors that are not covered by XML schemata restrictions.

It is important to always run the Validator as the system could otherwise exhibit unexpected behavior. This is especially true if a policy writer decides to specify the system directly in format

B which is also possible but not advised. Section 5.2.5 explains the usage of the Validator tool, while section 6 outlines all performed checks.

It should be noted that correct memory typization and all invariants enforced by τ_0 when constructing the system image cannot be bypassed, since the checks are inherent to the generation of the bootable image file.

5.1.6 Structure Generation

The structure generation step encompasses various tools which extract information from a policy in format B and generate files in different formats.

While some generated files are directly linked into the Muen kernel (i.e. Source Specifications, see 5.2.9), most of them are subject-related. Depending on the subjects included in the actual system policy, the following subject structures are generated:

- MSR store regions
- Sinfo regions
- Regions for Linux VMs
 - ACPI tables
 - Linux zero-page (ZP) regions
- Regions for MirageOS/Solo5² unikernels
 - Solo5 boot info

As these structures do not affect isolation between subjects or subjects and the kernel, they are not generated by τ_0 but only included as binary data via XML command stream and build artifacts.

The structure generator tools are explained in section 5.2.9.

5.1.7 Image Creation

The system image composer assembles the final system image. This task is performed by τ_0 static introduced in the previous section 4.1. The usage of it is specified in 5.2.8.

5.2 Core Tools

This section describes the tools which form the core of the Muen toolchain.

5.2.1 Policy Merger

The merger tool `mucfgmerge` combines user-provided system policy files into a single XML document.

Name

`mucfgmerge`

Input

System configuration as XML, Colon-separated list of include paths

Output

System policy in format source (merged)

This tool reads the system configuration and merges the specified system policy, hardware and platform files into a single file. It evaluates boolean expressions, resolves conditional parts of the policy and substitutes attribute configuration value references. Included files are inserted at the corresponding locations in the merged file. The XML content is re-formatted so changes to the policy by subsequent build steps can be manually reviewed or visualized by diffing the files.

It also merges the platform configuration section (if any) into the global configuration section, removing the platform configuration section in the process.

²<https://github.com/Solo5/solo5>

5.2.2 Component Specification Joiner

The Muen component specification joiner adds component XML specifications to the component section of a specified system policy and writes the result to a designated output file. Each given component/library specification is loaded and validated against the component specification XML schema. If it is correct the content is added to the components section of the system policy specified as input file. If the given system policy does not yet contain a components section, it is created. The result is written to the file specified by the `-o` parameter. In-place processing is supported by passing in the same value for input and output file.

Name

`mucfgcjoin`

Input

System policy in format source, comma-separated list of component specs

Output

System policy in format source (joined)

5.2.3 Expander

The expander completes the user-provided system policy by creating or deriving additional configuration elements.

Name

`mucfgexpand`

Input

System policy in format source

Output

System policy in format A (expanded)

The Expander performs the following actions:

- Pre-check the system policy to make sure it is sound
- Expand channels
- Expand device resources
- Expand device isolation domains
- Expand kernel sections
- Expand minimal $\tau 0$ subject
- Expand additional memory regions
- Expand hardware-/platform-related information
- Expand additional subject information
- Expand profile-specific information
- Expand scheduling information
- Post-check resulting policy

5.2.4 Allocator

The Allocator is responsible to assign a physical address to all global memory regions.

Name

`mucfgalloc`

Input

System policy in format A

Output

System policy in format B (allocated)

First, the Allocator initializes the physical memory view of the system based on the physical memory blocks specified in the XML hardware section. It then reserves memory that is occupied by pre-allocated memory elements (i.e. memory regions with a physical address or device memory). Finally it places all remaining memory regions in physical memory. In order to reduce the size of the final system image file-backed memory regions are placed at the start of memory.

5.2.5 Validator

The Validator performs additional checks that go beyond the basic restrictions imposed by the XML schema validation. For example it checks that the hardware provides an IOMMU device and that all references to subjects are resolvable. See 6 for a complete list of all executed checks. The tool aborts with a non-zero exit status and an explanatory message to the user if checks fail.

Name

mucfgvalidate

Input

System policy in format B

Output

None, raises exception on error

5.2.6 Hasher

The mucfgmemhashes tool is used to add memory integrity hashes to a given policy.

Name

mucfgmemhashes

Input

System policy in format B

Output

System policy in format B with memory integrity hashes

The tool appends a hash to all memory regions with fill and file content. It must run after all files have been generated by the structure generator tools.

The actual hash is generated using the SHA-256 algorithm and is intended to be used to verify the integrity of memory regions during runtime.

Note that no hashes are generated for sinfo memory regions. Since the hash information is exported via sinfo, and the sinfo region is itself part of the memory information of a subject, this hash would be self-referential.

The tool also replaces all occurrences of hashRef elements. A hash reference element instructs the tool to copy the hash element of the referenced memory region after message digest generation.

From an abstract point of view, the hashRef element is a way to link multiple memory regions by declaring that the hash of the content is the same. The hash may serve as an indicator on how to reconstruct the (initial) content of a memory region. This mechanism is used by e.g. the subject loader (SL) during subject init and reset operation. The subject loader expansion step remaps writable memory regions of the loadee (the subject under loader control) to SL and replaces the original regions with new ones containing a hash reference to the associated physical memory region. This way SL is able to determine the intended content of the target memory region by looking up the region in its sinfo page using the hash value as key.

5.2.7 Tau0 Command Stream Generator

The mugentau0cmds tool creates an XML command stream for τ_0 to let it compose the system image specified by the system policy given as input.

The tool reads the policy in format B and translates it to a sequence of commands as shown in the following listing:

```

1 <tau0>
  <commands>
3   <addMemoryBlock address="16#0000#" size="157"/>
   <addMemoryBlock address="16#0010_0000#" size="130816"/>
5   <addMemoryBlock address="16#2020_0000#" size="130564"/>
   <addMemoryBlock address="16#4000_5000#" size="453932"/>
7   <addMemoryBlock address="16#bae9_f000#" size="256"/>
   <addMemoryBlock address="16#baf9_f000#" size="96"/>
9   <addMemoryBlock address="16#0001_0000_0000#" size="3401216"/>
   <addMemoryBlock address="16#ba3b_a000#" size="23"/>
11  <addMemoryBlock address="16#bb80_0000#" size="16896"/>
   <addProcessor id="0" apicId="0"/>
13  <addProcessor id="1" apicId="2"/>
   <addIoapic sid="16#f0f8#"/>
15  <createLegacyDevice device="0"/>
   <addIOPortRangeDevice device="0" from="16#03c0#" to="16#03df#"/>
17  <addMemoryDevice device="0" caching="WC" address="16#000a_0000#" size="32"/>
   <activateDevice device="0"/>
19  <createLegacyDevice device="1"/>
   <addIOPortRangeDevice device="1" from="16#0060#" to="16#0060#"/>
21  <addIOPortRangeDevice device="1" from="16#0064#" to="16#0064#"/>
   <addIRQDevice device="1" irq="1"/>
23  <addIRQDevice device="1" irq="12"/>
   <activateDevice device="1"/>
25  <createLegacyDevice device="2"/>
   <addIOPortRangeDevice device="2" from="16#0070#" to="16#0071#"/>
27  <activateDevice device="2"/>
   <createLegacyDevice device="3"/>
29  <addIOPortRangeDevice device="3" from="16#0cf9#" to="16#0cf9#"/>
   <addIOPortRangeDevice device="3" from="16#0404#" to="16#0404#"/>
31  <activateDevice device="3"/>
   <createLegacyDevice device="4"/>
33  <addMemoryDevice device="4" caching="UC" address="16#fec0_0000#" size="1"/>
   <activateDevice device="4"/>

```

Listing 5.1: $\tau 0$ Command Stream

As $\tau 0$ strictly enforces certain invariants, the system must be constructed in a way not to violate these invariants. For example, before memory can be typed as being a VT-d root table, this memory must be cleared. Otherwise the memory typing model of $\tau 0$ is violated.

The `mugentau0cmds` tool must take this into consideration when iterating over the resources specified in the input system policy and generating commands which instruct $\tau 0$ to create the specified system.

Name

`mugentau0cmds`

Input

System policy in format B

Output

XML command stream for $\tau 0$ static

5.2.8 Tau0 Static

The $\tau 0$ static component serves as an image composer during integration. The concept and motivation of this approach is described in chapter 4.

Name

`tau0_main`

Input

XML command stream, input directory containing build artifacts

Output

Muen system image

Output format

Command Stream Loader (CSL) image³, bootable by any compliant bootloader.

If a command is received which violates a constraint enforced by $\tau 0$ static, the tool aborts system image construction, displays an error message and returns with a non-zero exit status.

³<https://www.codelabs.ch/download/bsbsc-spec.pdf>

5.2.9 Structure Generators

These tools do not change the policy and use it read-only.

MSR Stores Generator

Generate MSR store for each subject with MSR access.

Name

mugenmsrstore

Input

System policy in format B

Output

MSR store files of subjects in binary format

Output format

Intel SDM Vol. 3C, "24.8.2 VM-Entry Controls for MSRs" and Intel SDM Vol. 3C, "24.7.2 VM-Exit Controls for MSRs".

The tool generates MSR stores for each subject. The MSR store is used to save/load MSR values of registers not implicitly handled by hardware on subject exit/resumption.

MSR stores are used by hardware (VT-x) to enforce isolation of MSR (i.e. subjects that have access to the same MSRs cannot transfer data via these registers).

ACPI Tables

Generate ACPI tables for all Linux subjects.

Name

mugenacpi

Input

System policy in format B

Output

ACPI tables of all Linux subjects

Output format

Advanced Configuration and Power Interface (ACPI) Specification⁴

ACPI tables are used to announce available hardware to VM subjects. A set of tables consists of an RSDP, XSDT, FADT and DSDT table. See the ACPI specification for more information about a specific table.

Linux Zero Pages

Generate Zero Pages for all Linux subjects.

Name

mugenzp

Input

System policy in format B

Output

Zero pages of all Linux subjects

Output format

Linux Boot Protocol⁵

Zero Page⁶

The so-called Zero Page (ZP) exports information required by the boot protocol of the Linux kernel on the x86 architecture. The kernel uses the provided information to retrieve settings about its runtime environment:

⁴<http://www.acpi.info/DOWNLOADS/ACPIspec50.pdf>

⁵<https://www.kernel.org/doc/Documentation/x86/boot.txt>

⁶<https://www.kernel.org/doc/Documentation/x86/zero-page.txt>

- Type of bootloader
- Map of physical memory (e820 map)
- Address and size of initial ramdisk(s)
- Kernel command line parameters

Solo5 Boot Info

Generate Solo5 boot info structures for MirageOS unikernels⁷ running on the Solo5 platform.

Name

`mugensolo5`

Input

System policy in format B

Output

Solo5 boot info for all MirageOS subjects

Output format

`struct hvt_boot_info`⁸

The boot info structure exports information required by Solo5. The unikernel uses the provided information to retrieve settings about its runtime environment:

- Memory size in bytes
- Address of end of unikernel
- CPU cycle counter frequency, Hz
- Address of command line (C string)
- Address of application manifest

Kernel Source Specifications

Generate source specifications used by kernel.

Name

`mugenspec`

Input

System policy in format B

Output

Source specifications in SPARK, C and GPR format

Gathers data from the system policy to generate various source files in SPARK, C and GNAT project file (GPR) format. Created output includes constant values for memory addresses, device resources, scheduling plans, etc. See the description of the `Skp` package hierarchy in the Muen Kernel Specification document [2] for the exact information these packages provide.

Component Source Specifications

Process component description and generate source specifications from it. Write processed description to specified output file.

Name

`mucgenspec`

Input

Component description in XML, colon-separated list of include paths

⁷<https://mirage.io>

⁸https://github.com/Solo5/solo5/blob/master/include/solo5/hvt_abi.h

Output

Component source specifications in SPARK, processed component description in XML

The component spec generation tool processes the given component description by evaluating XIncludes, boolean expressions and resolving conditional parts. Furthermore, it performs substitutions of attributes with configuration values.

It also generates Ada/SPARK packages containing constants of the declared logical component resources. The generated specifications can be used in the component source code to access the declared resources.

The resulting processed component description is written to the given output location.

Subject Info (sinfo)

Generate subject information data for each subject.

Name

mugensinfo

Input

System policy in format B

Output

Subject info data in binary format

Output format

As specified in [1] and `common/musinfo/musinfo.ads`

The Sinfo page is used to export subject information data extracted from the system policy to subjects. Currently, information about available memory regions, communication channels, events, vectors and assigned PCI devices is provided.

5.3 Additional Tools

This section lists additional helper tools which simplify the process of generating and validating a Muen system.

5.3.1 Kernel ELF Checker

The `mucheckelf` tool enforces that the format of a given Muen kernel ELF binary matches the kernel memory layout specified in a system policy. Furthermore, the ELF kernel entry point is compared to the expected value.

Size, VMA (Virtual Memory Address) and permissions of binary ELF sections are validated against kernel memory regions defined in the policy. The following table lists the correspondence of ELF section names to logical kernel memory region names.

ELF Section	Memory Name
<code>.text</code>	<code>kernel_text</code>
<code>.data</code>	<code>kernel_data</code>
<code>.rodata</code>	<code>kernel_ro</code>
<code>.bss</code>	<code>kernel_bss</code>
<code>.globaldata</code>	<code>kernel_globaldata</code>

5.3.2 Stack Usage Checker

The `mucheckstack` tool statically calculates the worst-case stack usage of a native Ada/SPARK component or the Muen kernel compiled with the `-fcallgraph-info` switch⁹.

The tool takes a GNAT project file and a stack limit in bytes as input. All control-flow information (`.ci`) files found in the object directory of the main project and all of its dependencies are parsed. Once the control-flow graph is constructed the maximum stack usage of each subprogram

⁹https://www.adacore.com/uploads/technical-papers/Stack_Analysis.pdf

is calculated and checked against the user-specified limit. The tool exits with a failure if a stack usage exceeding the limit is detected.

Note that the tool is not applicable to arbitrary software projects as it does not handle dynamic/unbounded stack usage and recursion. In the context of the Muen project these cases can not occur since they are prohibited by the following restriction pragmas:

- `No_Recursion`
- `No_Secondary_Stack`
- `No_Implicit_Dynamic_Code`

Additionally, the `-wstack-usage` compiler switch warns about potential unbounded stack usage.

5.3.3 Hardware Config Generator

The `mughwcfg`¹⁰ tool has been created to automate the process of gathering all necessary hardware information. To collect data for a new target hardware all that is required is to run the tool on a common Linux distribution¹¹. See the project README for more information.

Name

`mughwcfg`

Input

None

Output

Hardware description in `output.xml`

The tool is implemented in a way to extract as much information from the system and generate a hardware configuration even if problems are encountered. The aim is to assist the integrator as much as possible in writing a hardware configuration for the target hardware.

Therefore, the tool only fails with a non-zero exit status and no output if essential required data can not be extracted from the system. Other problems are reported in the potentially incomplete `output.xml` file as XML comments, making the encountered problems on the actual machine evident. The following snippet provides an example of such a warning comment in the header of the generated `output.xml` file:

```
* WARNING *: Unable to resolve device class 0c80. Please update pci.ids
(-u) and try again
```

The comments should be rather self-explanatory. In this case, the problem is only a minor issue since the tool was simply unable to resolve a device class number to a human-readable string.

The next example has more consequences:

```
* WARNING *: Skipping invalid IRQ resource for device 0000:00:1f.3: None
```

This has the effect that no IRQ resource is appended in the specification of the device exhibiting this problem. While the device can still be assigned to a subject, it is missing the IRQ element and as a result the IRQ resource itself. It can be assumed that this leads to problems with the driver interacting with the device. For proper operation, it is the policy writer's task to rectify the hardware specification by determining the correct configuration manually.

¹⁰<https://git.codelabs.ch/?p=muen/mughwcfg.git>

¹¹<https://github.com/roburio/mughwcfg-live>

5.3.4 Scheduling Plan Generator

The `mugenschedcfg`¹² tool generates scheduling plans for Muen based on a given scheduling configuration. The configuration allows the user to specify the following scheduling properties:

- Number of CPU cores
- The tick rate of the CPUs
- Security constraints to meet
 - Same CPU domains
 - Simultaneous execution domains
- Subject specifications
- Score functions
- Number of plans to generate
- Plans
 - Weighting of plan importance
 - Levels
 - Subjects of a plan
 - Chains with throughput metric

Consult the project's README and example plans on how to use the tool.

5.3.5 Component Binary Splitter

The `mucbinsplit` tool splits component binaries into multiple files, one per ELF section.

Name

`mucbinsplit`

Input

Component description in XML, Component ELF binary

Output

Binary files corresponding to ELF sections, processed component description in XML

The component binary splitter tool processes component binaries and creates a separate file for each ELF section. The component XML description is extended by adding a file-backed memory region for each ELF section with the appropriate virtual mapping address, size and access rights. The RIP value is set to the ELF entry point of the component binary.

The resulting processed component description is written to the given output location while the binary section files are written to the specified output path.

¹²<https://git.codelabs.ch/?p=muen/mugenschedcfg.git>

Chapter 6

Policy Validation

Prior to operate on the policy, any tool outlined in the toolchain section 5.2 checks all required preconditions by running *validator* procedures. For example a tool accessing physical devices via subject logical device references will execute a validator checking such references for validity.

Before the policy is used to generate system structures like sinfo regions, or the command stream for τ_0 , the expanded policy in format B is validated by executing a comprehensive set of checks. This is done by the `mucfgvalidate` tool outlined in section 5.2.5.

The following sections list the various checks executed by `mucfgvalidate` and the other Muen build tools in the toolchain.

6.1 Device Domains

The following checks are performed to guarantee that IOMMU device domains are correctly configured in the system policy.

- Validate that domain device references are unique.
- Validate that no virtual memory regions of a domain overlap.
- Validate that domain memory references are unique.
- Validate that domain memory referenced by subjects is mapped at the same virtual address.
- Validate memory type of physical memory referenced by domains.
- Validate that each device referenced by a device domain is a PCI device.
- Validate that each device domain has a physical PT memory region.
- Validate that each PCI bus has a physical VT-d context memory region.

6.2 Scheduling

The following checks are performed to verify the correctness of the scheduling configuration in the system policy.

- Validate that each major frame specifies the same number of CPUs.
- Validate subject references.
- Validate that subjects are scheduled on the correct logical CPU.
- Validate tick counts in major frame.
- Validate that barrier IDs do not exceed barrier count and are unique.
- Validate that barrier sizes do not exceed the number of logical CPUs.
- Validate that the barrier sizes and count of a major frame corresponds to the minor frame synchronization points.
- Validate that minor frame barrier references are valid.

6.3 Configuration

The following checks are performed to guarantee correctness of configuration options in the system policy.

- Validate config variable name uniqueness.
- Check that all booleans defined in config contain a valid value.
- Check that all integers defined in config contain a valid value.
- Check that all expression config variable references are valid.
- Check that all integers defined in expressions contain a valid value.
- Check that all booleans defined in expressions contain a valid value.
- Check that all conditional config variable references are valid.

6.4 Kernel

The following kernel-specific checks are performed on the policy.

- Validate that all CPU-local data section virtual addresses are equal.
- Validate that all CPU-local BSS section virtual addresses are equal.
- Validate that all global data section virtual addresses are equal and that the expected number of mappings exists.
- Validate that all stack virtual addresses are equal.
- Validate that all crash audit mappings exist and that their virtual addresses are equal.
- Validate that every kernel has a stack and interrupt stack region mapped and both regions are guarded by unmapped pages below and above.
- Validate that all IOMMU memory-mapped IO regions are consecutive.
- Validate that each active CPU has a memory section.
- Validate that no virtual memory regions of the kernel overlap.
- Validate that the system board is referenced in the kernel logical devices section and that it provides a logical reset port.
- Validate that the debug console device and its resources matches the kernel diagnostics device specified in the platform section.

6.5 Memory

The following checks are performed to verify that the memory is correctly configured in the system policy.

- Validate that a VMXON region exists for every specified kernel.
- Validate size of VMXON regions.
- Validate that VMXON regions are in low-mem.
- Validate that all VMXON regions are consecutive.
- Validate that a VMCS region exists for each declared subject.
- Validate size of VMCS regions.

- Validate that physical memory region names are unique.
- Validate that physical memory referenced by logical memory exists.
- Validate that all physical memory addresses are page aligned.
- Validate that all virtual memory addresses are page aligned.
- Validate that all memory region sizes are multiples of page size.
- Validate kernel or subject entities encoded in physical memory names (e.g. linux|zp or kernel_0|vmxon).
- Validate that no physical memory regions overlap.
- Validate that an uncached crash audit region is present.
- Validate that crash audit region is located after system image.
- Validate that a kernel data region exists for every CPU.
- Validate that a kernel BSS region exists for every CPU.
- Validate that a kernel stack region exists for every CPU.
- Validate that a kernel interrupt stack region exists for every CPU.
- Validate that a kernel PT region exists for every CPU.
- Validate that kernel PT regions are in the first 4G.
- Validate that scheduling group info regions are mapped by the kernel running subjects of that scheduling group. Also verify that the kernel mapping is at the expected virtual location.
- Validate that a subject state memory region with the expected size exists for every subject.
- Validate that a subject interrupts memory region with the expected size exists for every subject.
- Validate that memory of type kernel is only mapped by kernel or Tau0.
- Validate that memory of type system is not mapped by any entity.
- Validate that memory of type 'device' (e.g. device_rmrr) is only mapped by device domains.
- Validate that subject state memory regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that subject interrupts memory regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that subject MSR store memory regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that subject timed event memory regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that subject VMCS regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that subject FPU state regions are mapped by the kernel running that subject. Also verify that the kernel mapping is at the expected virtual location.
- Validate that a subject FPU state memory region with the expected size exists for every subject.
- Validate that a subject timed event memory region with the expected size exists for every subject.

- Validate that a subject I/O Bitmap region with the expected size exists for every subject.
- Validate that a subject MSR Bitmap region with the expected size exists for every subject.
- Validate that a subject MSR store memory region exists for each subject that accesses MSR registers not managed by VMCS.
- Validate that a subject pagetable memory region exists for each subject.
- Validate that a scheduling group info memory region exists for each scheduling group.
- Validate that subjects map the scheduling group info region of the scheduling group they belong to.
- Validate size of VT-d root table region.
- Validate size of VT-d context table region.
- Validate that a VT-d root table region exists if domains are present.
- Validate that a VT-d interrupt remapping table region exists.

6.6 Platform

The following checks are performed to verify the correctness of the platform configuration in the system policy.

- Validate that physical devices referenced by device aliases exist.
- Validate that physical device resources referenced by device aliases exist.
- Validate that physical devices referenced by device classes exist.
- Validate that subject devices that reference an alias only contain resources provided by the device alias.
- Validate that the physical device and resources referenced by the kernel diagnostics device exists.
- Validate that the kernel diagnostics device resources match the requirements of the specified diagnostics type.

6.7 Model Specific Registers (MSR)

The following checks are performed to verify Model Specific Register (MSR) specifications in the system policy.

- Validate that all MSR start addresses are smaller than end addresses.
- Validate that subject MSRs are in the allowed list:
 - IA32_SYSENTER_CS/ESP/EIP
 - IA32_DEBUGCTL
 - IA32_EFER/STAR/LSTAR/CSTAR/FMASK
 - IA32_FS_BASE/GS_BASE/KERNEL_GS_BASE

6.8 Files

The following file-specific checks are performed.

- Check existence of files referenced in XML policy.
- Check if files fit into corresponding memory region.

6.9 Devices

The following checks are performed to guarantee that hardware devices are correctly configured in the system policy.

- Validate that devices referenced by logical devices exist.
- Validate that device names (including device aliases/classes) are unique.
- Validate that all physical IRQs are unique.
- Validate that physical device IRQs referenced by logical IRQs exist.
- Validate that ISA IRQs fulfill their constraints.
- Validate that PCI LSI IRQs fulfill their constraints.
- Validate that PCI MSI IRQs fulfill their constraints.
- Validate that PCI MSI IRQs are consecutive.
- Validate that physical IRQ names are unique per device.
- Validate that all I/O start ports are smaller than end ports.
- Validate that physical I/O ports referenced by logical I/O ports exist.
- Validate that all physical I/O ports are unique.
- Validate that physical I/O port names are unique per device.
- Validate that device memory names are unique per device.
- Validate that device memory referenced by logical device memory exists.
- Validate that PCI device bus, device, function triplets are unique.
- Validate that logical device references of each subject do not refer to the same physical device.
- Validate that PCI device reference bus, device, function triplets are unique per subject.
- Validate that all device references specifying a bus, device, function triplet are references to physical PCI devices.
- Validate that all device references to PCI multi-function devices belong to the same subject and have the same logical device number.
- Validate that all device references not specifying a bus, device, function triplet are references to physical legacy (non-PCI) devices.
- Validate that all logical PCI devices specify bus number zero.
- Validate that all IOMMU memory-mapped IO regions have a size of 4K.

6.10 Subjects

The following checks are performed to verify the correctness of the subject configuration in the system policy.

- Validate subject name uniqueness.
- Validate subject CPU ID.
- Validate uniqueness of global subject IDs.
- Validate per-CPU uniqueness of local subject IDs.
- Validate memory types of memory mappings (ie. allow access by subjects).

- Validate that no subject references an IOMMU device.
- Validate that all subjects are runnable, i.e. directly referenced in the scheduling plan or target of a switch event of a subject that is itself scheduled.
- Validate that subject scheduling group IDs match values as determined by the scheduling plan and handover events.
- Validate that logical names of subject devices are unique.
- Validate that IRQ vector numbers of PCI device references with MSI enabled are consecutive.
- Validate that logical names of subject unmask IRQ events conform to the naming scheme (unmask_irq_{\$IRQNR}) and that the unmask number matches the physical IRQ.
- Validate that no virtual memory regions of a subject overlap.
- Validate that multiple initramfs regions are consecutive.
- Validate that no subject has write access to the crash audit region.
- Validate that subject device mmconf mappings are correct.
- Validate that shared PCI devices specify the same PCI element.
- Validate that the VMX controls conform to the checks specified in Intel SDM Vol. 3C, "26.2.1 Checks on VMX Controls".
- Validate that the Pin-Based VM-Execution controls meet the requirements for the execution of Muen.
- Validate that the Processor-Based VM-Execution Controls meet the requirements for the execution of Muen.
- Validate that the secondary Processor-Based VM-Execution Controls meet the requirements for the execution of Muen.
- Validate that the VM-Exit Controls meet the requirements for the execution of Muen.
- Validate that the VM-Entry Controls meet the requirements for the execution of Muen.
- Validate that the VMX CR0 guest/host masks meet the requirements for the execution of Muen.
- Validate that the VMX CR4 guest/host masks meet the requirements for the execution of Muen.
- Validate that the VMX Exception bitmap meet the requirements for the execution of Muen.

6.11 Hardware

The following checks are performed on the hardware section of the policy.

- Validate that memory regions fit into available hardware memory.
- Validate that no memory blocks overlap.
- Validate that the size of memory blocks is a multiple of page size.
- Validate that PCI config space address is specified if PCI devices are present.
- Validate that the hardware provides enough physical CPU cores.
- Validate that the processor CPU sub-elements are correct.
- Validate that at least one I/O APIC device is present.

- Validate that all I/O APICs have a valid source ID capability.
- Validate that at least one and at most eight IOMMU devices are present.
- Validate that all IOMMUs have the AGAW capability set correctly and that multiple IOMMUs specify the same value.
- Validate that all IOMMUs have correct register offset capabilities.
- Check that the hardware contains a system board device providing the expected configuration.

6.12 Events

The following checks are performed to guarantee that events are correctly configured in the system policy.

- Check that all physical event names are unique.
- Check that each global event has associated sources and one target.
- Check subject event references.
- Validate that there are no self-references in subject's event notification entries.
- Validate that notification entries switch to a subject running on the same core and in the same scheduling group.
- Validate that target subjects of IPI notification entries run on different logical CPUs.
- Validate that target event IDs are unique.
- Validate that source event IDs are unique per group.
- Check source event ID validity.
- Check that source event IDs of the VMX Exit group are all given or a default is specified.
- Check that self events provide a target action.
- Check that kernel-mode events have an action specified.
- Check that system-related actions are only used with kernel-mode events.
- Check that level-triggered IRQs have a corresponding unmask IRQ event.

Chapter 7

Policy Structure

7.1 Policy Schema Documentation

7.1.1 `systemType`


A Muen system policy specifies all hardware resources such as physical memory, devices, CPU time, etc and how these resources are accessed by the separation kernel, the subjects and devices.

The `system` section is the top-level element in the Muen system policy. It contains various sub-elements which specify all aspects of a concrete system.

This is the *source format* of the Muen system policy. It allows for abstractions, such as channels, which are broken down into their constituent parts by the toolchain in format A and B accordingly.

See line 3 and following in listing 8.1 on page 91 for an annotated system policy example.

Structure



7.1.2 configType

The purpose of a config section is to specify configuration values which parameterize a system or a component. It allows to declare boolean, string and integer values. The following sections in the system policy provide support for configuration values:

- System
- Platform
- Component

During the build process, configuration values provided by the platform are merged into the global system configuration. Component configuration values allow the parameterization of component-local functionality.

Besides component parameterization, configuration options can be used in `if` conditionals, as shown in the following example.

```
1 <if variable="xhcidbg_enabled" value="true">
  ...
3 </if>
```


A second use case is XML attribute value expansion as follows:

```
1 <channel name="debuglog" size="{$logchannel_size}"/>
```

The `size` attribute value is not specified directly, but parameterized via an integer configuration option.

See line 17 in listing 8.1 for an example config section.

Structure



7.1.3 booleanConfigValueType

Configuration option for values in boolean format.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	optional Name of the configuration option.
<code>value</code>	<code>booleanType</code>	optional Value of the configuration option.

7.1.4 nameType

Base: `xs:string`

The `nameType` is used to give (unique) names to elements.

Restrictions

minimal length = 1, maximal length = 63

7.1.5 booleanType

Base: `xs:string`

Boolean type.

Restrictions

values:

- true
- false

7.1.6 integerConfigValueType

Configuration option for values in integer format.

Attributes

Name	Type	Use
name	<code>nameType</code>	optional Name of the configuration option.
value	<code>xs:integer</code>	optional Value of the configuration option.

7.1.7 stringConfigValueType

Configuration option for values in string format.

Attributes

Name	Type	Use
name	<code>nameType</code>	optional Name of the configuration option.
value	<code>xs:string</code>	optional Value of the configuration option.

7.1.8 hardwareType


Systems running the Muen SK perform static resource allocation at integration time. This means that all available hardware resources of a target machine must be defined in the system policy in order for these resources to be allocated to subjects.

The `hardware` element is the top-level element of the hardware specification in the system policy. Information provided by a hardware description includes the amount of available physical memory blocks including reserved memory regions (RMRR), the number of physical CPU cores and hardware device resources.

The Muen toolchain provides a handy tool to automate the cumbersome process of gathering hardware resource data from a running Linux system: `mugenhwcfg`¹.

See line 79 in listing 8.1 for an example hardware section.

Structure



7.1.9 processorType

The `processor` element specifies the number of CPU cores, the processor speed in MHz and the Intel VMX preemption timer rate.

Since Intel CPUs can have arbitrary APIC identifiers, the APIC IDs of all physical CPUs are enumerated here. The APIC ID is required for interrupt and IPI routing.

¹<https://git.codelabs.ch/?p=muen/mugenhwcfg.git>

See line 98 in listing 8.1 for an example processor element. The `cpu` elements must fulfill the following constraints to be valid:

- A node exists for every physical core of the system
- The optional `cpuId` attribute of all elements must be consecutive
- If specified, a node with `cpuId` value 0 must exist
- A node with `apicId` value 0 must exist and, if specified, it must have a `cpuId` value within the active CPU range, i.e. the BSP is part of the system scheduling plan
- All `apicId` attributes must have even numbers

Attributes

Name	Type	Use
<code>cpuCores</code>	<code>xs:positiveInteger</code>	required Number of available CPU cores. Note that this value designates physical, hardware cores, not Hyper-Threading (HT) <i>threads</i> . HT is disabled on Muen.
<code>speed</code>	<code>xs:positiveInteger</code>	required Tick rate of CPU cores in MHz.
<code>vmxTimerRate</code>	<code>vmxTimerRateType</code>	required The VMX-preemption timer counts down at a rate proportional to that of the timestamp counter (TSC). This value specifies this proportion, see Intel SDM Vol. 3C, "25.5.1 VMX-Preemption Timer" for more details.

Structure



7.1.10 `cpuCoreType`

Specification of one physical CPU core.

Attributes

Name	Type	Use
<code>apicId</code>	<code>xs:unsignedByte</code>	required CPU local APIC ID, see Intel SDM Vol. 3A, "10.4.6 Local APIC ID".
<code>cpuId</code>	<code>xs:unsignedByte</code>	optional Unique CPU ID.

7.1.11 `vmxTimerRateType`

Base: `xs:nonNegativeInteger`

VMX-preemption timer count down rate.

Restrictions

value ≤ 31


7.1.12 `physicalMemoryType`

The hardware memory element specifies the available physical memory blocks including reserved memory regions (RMRR, see Intel VT-d Specification, "8.4 Reserved Memory Region Reporting Structure").

Only memory blocks reported by the BIOS E820 map as *non-reserved* must be configured in this section, e.g. *usable* or *ACPI NVS*, *ACPI data*.

See line 110 in listing 8.1 for an example memory element.

Structure



7.1.13 memoryBlockType

Base: memoryBlockBaseType

Consecutive block of memory provided by the hardware.

Attributes

Name	Type	Use
name	<code>nameType</code>	required Name of memory block.
physicalAddress	<code>word64Type</code>	required Start address of memory block.
size	<code>memorySizeType</code>	required Size of memory block.
allocatable	<code>booleanType</code>	optional Indication to a physical memory allocator that this block allows allocation of physical memory regions. If this attribute is false, an allocator should only place fixed memory regions in this range, i.e. memory regions with the <code>physicalAddress</code> attribute set by the integrator. Note that host physical memory below 1 MiB is considered special, the attribute must be set to false. Only unmapped memory of type <code>system</code> is allowed in that special memory block.

7.1.14 word64Type

Base: `xs:string`

64-bit machine word.

Restrictions

Pattern = `16#[0-9a-fA-F]4(_([0-9a-fA-F]4))0,3#`

7.1.15 memorySizeType

Base: `word64Type` < `xs:string`

The `memorySizeType` is used to declare memory sizes.

Restrictions

no restriction

7.1.16 reservedMemRegionType

Base: memoryBlockBaseType

A `reservedMemory` element is a special memory block declaration. It specifies a reserved memory region as outlined in the Intel VT-d Specification, "8.4 Reserved Memory Region Reporting Structure" (RMRR).

Reserved memory regions are BIOS allocated memory ranges that may be DMA targets for certain legacy device use-cases. Devices that require access to such a region refer to it by name.

See line 126 in listing 8.1 for an example RMRR element.

Attributes

Name	Type	Use
name	<code>nameType</code>	required Name of memory block.
physicalAddress	<code>word64Type</code>	required Start address of memory block.
size	<code>memorySizeType</code>	required Size of memory block.

7.1.17 devicesType


The `devices` element enumerates all devices provided by the hardware platform. Different kinds of devices, be it PCI(e) or legacy (non-PCI), can be declared in this section.

See line 139 in listing 8.1 for an example devices enumeration.

Attributes

Name	Type	Use
pciConfigAddress	<code>word64Type</code>	optional Physical base address of the PCI configuration space region.

Structure



7.1.18 deviceType

Base: `deviceBaseType`

The `device` element specifies a physical device and its associated resources. There are three main device resource types:

- IRQ
- I/O port range
- Memory

The presence of a PCI element indicates whether the device is a PCI or a legacy device.


Capabilities can be used to convey additional device-specific information. The base address of the memory mapped PCI config space is defined by the `pciConfigAddress` attribute.

See line 145 in listing 8.1 for an example device declaration.

Attributes

Name	Type	Use
name	<code>nameType</code>	required Unique device name.

Structure



7.1.19 namedRefType

The namedRefType is used to reference a named element in the policy.

Attributes

Name	Type	Use
ref	nameType	required
Name of referenced element.		

7.1.20 deviceDescriptionType

Base: xs:string

Device description (free text).

Restrictions

no restriction

7.1.21 pciType

Base: pciAddressType

PCI(e) devices are specified using the pci element.
The element provides the following information:

- PCI device address (BDF)
- Identification
- IOMMU group information


The location of the PCI device in the PCI topology is specified by the Bus, Device, Function triplet (BDF).

See line 279 in listing 8.1 for an example PCI element declaration.

Attributes

Name	Type	Use
bus PCI Bus number.	byteType	required
device PCI Device number.	pciDeviceNumberType	required
function PCI Function number.	pciFunctionNumberType	required

Structure



7.1.22 deviceIdentificationType

The identification element specifies the PCI device class, device, revision and vendor ID.

For more information, consult the PCI Local Bus Specification, "Configuration Space Decoding".

See line 294 in listing 8.1 for an example PCI identification.

Attributes

Name	Type	Use
classcode PCI device class.	word16Type	required
vendorId PCI vendor ID.	word16Type	required
deviceId PCI device ID.	word16Type	required
revisionId PCI device revision ID.	byteType	required

7.1.23 word16Type

Base: word64Type < xs:string
16-bit machine word.

Restrictions

length = 8

7.1.24 byteType

Base: xs:string
Machine octet (8-bits).

Restrictions

Pattern = 16#[0-9a-fA-F]2#

7.1.25 iommuGroupType

Devices in the same IOMMU group cannot be properly isolated from each other because they may perform inter-device transactions directly, without going through the IOMMU.

Note that this information is currently not used by the toolchain. It is a hint to the system integrator whether two devices can be properly isolated from each other or not.

See line 303 in listing 8.1 for an example IOMMU group declaration.

Attributes

Name	Type	Use
id	xs:nonNegativeInteger	required
IOMMU group number.		

7.1.26 pciDeviceNumberType

Base: xs:string

PCI Device number.

Restrictions

Pattern = 16#[0|1][0-9a-fA-F]#

7.1.27 pciFunctionNumberType

Base: xs:nonNegativeInteger

PCI Function number.

Restrictions

value ≤ 7

7.1.28 irqType

The `irq` element specifies a device IRQ resource.

The specified IRQ number is one of:

- Legacy IRQ (ISA)
Range 0 .. 15.
- PCI INTx IRQ, line-signaled
Range 0 .. `Max_LSI_IRQ`, whereas `Max_LSI_IRQ` is defined by the hardware I/O APIC configuration `gsi_base + max_redirection_entry` of I/O APIC with `max(gsi_base)`.
`gsi_base` and `max_redirection_entry` are I/O APIC device capabilities.

`msi` sub-elements are present if the device supports MSI interrupts. The element count designates the number of supported MSI interrupts.

See line 182 in listing 8.1 for an example device IRQ declaration.

Attributes

Name	Type	Use
name	<code>nameType</code>	required
Name of device IRQ resource.		
number	<code>irqNumberType</code>	required
Legacy or PCI line-based IRQ.		

Structure



7.1.29 msiIrqType

There are two different interrupt types which devices may trigger: legacy/PCI LSI IRQs and Message Signaled Interrupts (MSI). The legacy/PCI LSI IRQ is specified by the number attribute of the `irq` element. For MSIs, each `msi` element defines an MSI IRQ that may be assigned to subjects. Each MSI may be individually routed.

See line 345 in listing 8.1 for example device MSI elements.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	required
Name of MSI resource.		

7.1.30 irqNumberType

Base: `xs:nonNegativeInteger`

IRQ number. High IRQs are reserved for kernel usage.

Restrictions

value ≤ 220

7.1.31 deviceMemoryType

Base: `memoryBlockBaseType`

A device memory element specifies a memory region which is used to interact with the associated device.

For PCI devices, the specified region is programmed into one device BAR (Base Address Register) by system firmware. See the PCI Local Bus Specification or the PCI Express Base Specification for more details.

See line 163 in listing 8.1 for an example device memory declaration.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	required
Name of memory block.		
<code>physicalAddress</code>	<code>word64Type</code>	required
Start address of memory block.		
<code>size</code>	<code>memorySizeType</code>	required
Size of memory block.		
<code>caching</code>	<code>cachingType</code>	required
Device memory caching type.		

7.1.32 cachingType

Base: `xs:string`

Memory caching type, see Intel SDM Vol. 3A, "11.3 Methods of Caching Available".

- Strong Uncacheable (UC)
- Write Combining (WC)

- Write Through (WT)
- Write Back (WB)
- Write Protected (WP)

Restrictions

Pattern = UC|WC|WT|WB|WP

7.1.33 ioPortType

The `ioPort` element specifies a device I/O port resource from `start` octet up to and including `end` octet. A single byte-accessed port is designated by specifying the same `start` and `end` values.

See line 173 in listing 8.1 for an example device IRQ declaration.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	required
Name of I/O port resource.		
<code>start</code>	<code>word16Type</code>	required
Start port of this resource.		
<code>end</code>	<code>word16Type</code>	required
End port of this resource.		

7.1.34 capabilitiesType

List of device capabilities.

Structure



7.1.35 capabilityType

Base: `xs:string`

A device `capability` is used to assign additional information to a device. Such a capability might be used by the Muen toolchain to perform certain actions on devices with a given capability (e.g. `ioapic`). A system integrator may use this facility to define its own capabilities used by custom tools.

A `capability` element can have an optional value.

See line 235 in listing 8.1 for example capabilities.

Attributes


Name	Type	Use
<code>name</code>	<code>xs:string</code>	required
Capability name (free text).		

7.1.36 platformType

To enable an uniform view of the hardware resources across different physical machines from the system integrators perspective, the platform description layer is interposed between the hardware resource description and the rest of the system policy. This allows to build a Muen system for different physical target machines using the same system policy.

See line 501 in listing 8.1 for an example platform section.

Structure




7.1.37 mappingsType

Platform device alias and class mappings section. Used to assign a stable name to a hardware device or to group (multiple) devices under a given name.

See line 510 in listing 8.1 for an example platform mappings section.

Structure



7.1.38 aliasesType

Aliases are a renaming mechanism for physical hardware devices and their resources. By using alias names in the system policy references to concrete hardware resources can be avoided. Additionally, aliases may be used to define a device which only contains a subset of the resources of the physical device. This can be achieved by only renaming the resources that the device alias should export.

See line 516 in listing 8.1 for an example aliases section.

Aliases are resolved in the following system policy sections.

- /system/subjects/subject/component/map
- /system/subjects/subject/devices/device
- /system/deviceDomains/domain/devices/device

Structure



7.1.39 namePhysRefType

Named resource reference. Used for device aliases and device alias resource references.

Attributes

Name	Type	Use
name	nameType	required
Alias name.		
physical	nameType	required
Reference to physical device or device resource.		


Structure



7.1.40 devClassesType

The `classes` element specifies a list of device classes.

Structure



7.1.41 devClassType

Device classes enable the grouping of devices and allow referencing all devices by a single name. This simplifies the process of assigning multiple devices to a subject.

Note: A device class may contain an arbitrary number of devices, including zero.

See line 548 in listing 8.1 for a device class example.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	required
Device class name.		

Structure



7.1.42 physRefType

Reference to physical device or physical device resource.

Attributes

Name	Type	Use
<code>physical</code>	<code>nameType</code>	required
Physical resource name (device or resource sub-element).		

7.1.43 kernelDiagType

The debug build Muen SK can be instructed to output debugging information during runtime. The platform diagnostics device specifies which device the kernel is to use for this purpose.


The presence of this device and the necessary resources are checked by the validator tool.

See line 568 in listing 8.1 for an example platform diagnostic device configuration.

Attributes

Name	Type	Use
<code>type</code>	<code>kernelDiagKindType</code>	required
Specifies the type of diagnostics device to use.		

Structure



7.1.44 kernelDiagDeviceType

Reference to physical device for `uart` and `vga` diagnostic device type.


If an UART device is referenced via type `uart`, an I/O port resource must be provided. If a VGA device is referenced via type `vga`, a memory resource must be provided (both checked via validator).

Attributes

Name	Type	Use
<code>physical</code>	<code>nameType</code>	required

Name of physical device to use for kernel diagnostics output.

Structure



7.1.45 kernelDiagKindType

Base: `xs:string`

Type of diagnostics device. While `none` disables kernel diagnostics output, `uart` specifies an Universal Asynchronous Receiver-Transmitter serial device. `hsuart` is a High-Speed UART with memory mapped I/O.

`vga` outputs the kernel diagnostics information to a VGA console, which is mainly useful for initial bring-up of a new hardware platform with no UART device.

Restrictions

values:

- `none`
- `uart`
- `hsuart`
- `vga`

7.1.46 memRegionsType

This section declares all physical memory regions (RAM) and thus the physical memory layout of the system. Regions declared in this section can be assigned to subjects and device domains.

Memory regions are defined by the following attributes:

- Name
- Caching type
- Size
- Physical address*

- Alignment*
- Memory type*

Attributes with an asterisk are optional. While alignment and memory type are set to a default value if not specified, the physical address is filled in by the allocator tool, which allocates all memory regions and finalizes the physical memory layout.

Additionally, the content of a region can be declared as backed by a file or filled with a pattern.

Note: The caching type is an attribute of the physical memory region by design to avoid inconsistent typing, even though the Intel Page Attribute Table (PAT) mechanism allows to set it for each memory mapping, see Intel SDM Vol. 3A, "11.12.4 Programming the PAT".

See line 582 in listing 8.1 for an example memory region section.

Structure



7.1.47 memoryType

Base: physicalMemBaseType < memoryBaseType

The `memoryType` specifies a physical memory region by name, size and caching.


If no explicit physical address is specified for the region, the `mucfgalloc` tool will allocate a free one in usable memory, honoring the optional `alignment` attribute.

If no explicit `alignment` attribute is specified, it is set to `16#1000#` by the expander. If no explicit `type` attribute is specified, it is set to `subject` by the expander.

Attributes

Name	Type	Use
<code>size</code>	<code>memorySizeType</code>	required
Size of region. Must be a multiple of page size (4K). Enforced by validator.		
<code>name</code>	<code>nameType</code>	required
Name of region.		
<code>caching</code>	<code>cachingType</code>	required
Caching type to use for memory region.		
<code>type</code>	<code>subjectMemoryKindType</code>	optional
Optional subject memory type.		
<code>alignment</code>	<code>alignmentType</code>	optional
Alignment the physical address of the memory region must honor (checked by the validator tool).		
<code>physicalAddress</code>	<code>word64Type</code>	optional
Physical address of memory region.		

Structure



7.1.48 subjectMemoryKindType

Base: memoryKindType < xs:string

Subject memory type to categorize memory assigned to a subject. The validator tool checks that a subject only maps memory regions of types outlined in this section (6.10).

Also used by build tools to lookup certain elements by type. For example, the `mugenzip` tool looks for subject memory of type `subject_zeropage` to process all Linux zero-pages in the policy.

The following memory types are currently supported:

- `subject`
Generic subject memory, used e.g. for RAM regions of VM subjects. The `mugenzip` tool used for Linux VMs (5.2.9) exports such regions as `E820_RAM` in the ZP E820 memory map.
- `subject_info`
Subject info (sinfo) region provided to all subjects. The sinfo region is used to query information about the execution environment. The file backing of this region is created by the `mugensinfo` tool (5.2.9).
- `subject_state`
Subject execution state. Mapped into the SK kernel executing the given subject, kernels running on other CPUs have no access. Accessible by subject monitors running on the same CPU if specified in the policy. Validator enforces that each subject has an associated `subject_state` region and that it is mapped at the expected virtual address in the executing kernel (6.10).
- `subject_binary`
Subject executable as a whole or separate subject executable regions (text, rodata, data, bss, stack) with access rights (writable/executable). The `mucbinsplit` tool automatically creates a component provides section with separate binary regions and associated backing files from a component binary (5.3.5).
- `subject_channel`
Physical memory region used as shared channel between two subjects. The `expander` tool transforms channels in system policy source format to memory regions with this type in system policy format A/B, as described in section 7.1.65.
- `subject_crash_audit`
Memory region used by crash audit facility to store system crash information into slots, see [2]. This information is preserved after a crash by performing a system warm start. Validators enforce that
 - Region is present and uncached, 6.5
 - Region does not overlap with image, 6.5

- Kernel mappings are present and correct, [6.4](#)
 - No subject has write access to this region, [6.10](#)
- `subject_initrd`
Physical memory of this type designates an *initial ramdisk*. This memory type is mostly used by Linux VMs. If multiple `initrd` regions are mapped into a subject, they must be adjacent ([6.10](#)).
The `mugenzip` tool ([5.2.9](#)) extracts the virtual address and size of a subject-mapped region of this memory type and stores the values in the generated Linux zero-page (ZP) backing file.
 - `subject_bios`
Indicates to subjects that the memory region is reserved for BIOS/firmware and must not be used as regular RAM.
 - `subject_acpi_*`
Indicates to subjects that the memory region contains an ACPI table. See the ACPI specification for more information about RSDP, XSDT, FADT and DSDT ACPI tables. The `mugenzip` tool ([5.2.9](#)) exports such regions as `E820_ACPI` in the ZP E820 memory map.
 - `subject_zeropage`
Indicates to Linux subjects that the memory region contains a zero-page. See the Linux kernel Zero Page documentation for more information.
 - `subject_solo5_boot_info`
Indicates to a VM running Solo5/Mirage that the memory region contains a boot info structure. The file-backing of such a region may be created using the `mugensolo5` tool ([5.2.9](#)).
 - `subject_device`
Designates a memory region which is allowed to be added to a subject and a device domain. The difference to the `subject` memory type is that the region is not exported as `E820_RAM` but `E820_RESERVED` to Linux subjects. Therefore, such a region is useful to implement custom drivers without interference from Linux DMA zone handling.
 - `subject_timed_event`
Region designates a subject timed event page, as described in [\[1\]](#). The `expander` tool creates a physical memory region for each subject and maps it into the associated subject and the SK kernel executing this subject.

Restrictions

values:

- `subject`
- `subject_info`
- `subject_state`
- `subject_binary`
- `subject_channel`
- `subject_crash_audit`
- `subject_initrd`
- `subject_bios`
- `subject_acpi_rsdp`
- `subject_acpi_xsdt`
- `subject_acpi_fadt`

- `subject_acpi_dsdt`
- `subject_zeropage`
- `subject_solo5_boot_info`
- `subject_device`
- `subject_timed_event`

7.1.49 alignmentType

Base: `word64Type` < `xs:string`

Memory alignment constraint for memory region. Taken into account by the allocator tool and checked by the validator.

Restrictions

values:

- `16#1000#`
- `16#0020_0000#`
- `16#4000_0000#`

7.1.50 fileContentType

The `file` child element designates a file-backed memory region.

The `filename` attribute specifies the name of the file to use as content for the physical memory region, the `offset` attribute is `none` by default but can be customized to include a partial file.

See line 662 in listing 8.1 for a file-backed memory region example. The following checks on the file content are performed.

- If `offset` is `none`, the size of the file must be less than the memory region size.
- If `offset` is not `none`, the offset must be less than the file size. The file size is *not* checked but the memory region size is used as upper bound.

Attributes

Name	Type	Use
<code>filename</code>	<code>xs:string</code>	required Filename of file to (partially) include. Note that the actual file processed by the toolchain also depends on the working directory passed as command line option to the specific tool.
<code>offset</code>	<code>optionalOffsetType</code>	required Read file offset in bytes.

7.1.51 optionalOffsetType

Optional file offset value in bytes.

Restrictions

Union of

- `word64Type`
- `noneType`

7.1.52 fillContentType

The `fill` element designates a memory region which is initialized with the given pattern.

See line 616 in listing 8.1 for a file-backed memory region example.

Attributes

Name	Type	Use
pattern	byteType	required
Fill pattern (hex).		

7.1.53 hash256Type

The hash child element of a memory region designates a 256-bit hash over the memory content.

The Mucfgmemhashes tool in the Muen toolchain generates such a hash-sum for every content-backed memory region in a given policy.

Attributes

Name	Type	Use
value	optionalHashType	required
256-Bits message digest over file-backed memory content.		

7.1.54 optionalHashType

Allows the specification of a hash digest or none.

Restrictions

Union of

- hash256DigestType
- noneType

7.1.55 hashRefType

The optional hashRef child element of a physical memory region instructs the Mucfgmemhashes tool to copy the hash element of the referenced memory region after message digest generation.

From an abstract point of view, the hashRef element is a way to link multiple memory regions by declaring that the hash of the content is the same. This concept is e.g. used by the subject loader mechanism to restore writable memory regions to their initial state.

Attributes

Name	Type	Use
memory	nameType	required
Name of referenced physical memory region.		

7.1.56 deviceDomainsType


The physical memory accessible by PCI devices is specified by so called device domains. Such domains define memory mappings of physical memory regions for one or multiple devices. Device references select a subset of hardware devices provided by the hardware/platform. Devices may be referenced by device name, alias or device class.

Device references can optionally set the mapReservedMemory attribute so RMRR regions referenced by the device are also mapped into the device domain.

Device domains are isolated from each other by the use of Intel VT-d.

See line 678 in listing 8.1 for a device domain example.

Structure




7.1.57 deviceDomainType

A device domain allows referenced devices access to the specified memory regions. It also provides handling for reserved memory region reporting (RMRR), see Intel VT-d Specification, "8.4 Reserved Memory Region Reporting Structure".

Attributes

Name	Type	Use
name	nameType	required Name of the device domain.

Structure



7.1.58 memoryRefsType

List of physical memory region references.

Structure



7.1.59 memRefType

A memory element maps a physical memory region into the address space of a device domain or subject entity. The region will be accessible to the entity at the specified virtualAddress with permissions defined by the executable and writable attributes.

See line 694 in listing 8.1 for an example of such a mapping.

Attributes

Name	Type	Use
virtualAddress	word64Type	required Address in entity address space where the physical memory region is mapped.
physical	nameType	required Name of referenced physical memory region.
logical	nameType	required Logical name of mapping.
writable	booleanType	required Defines if the mapped memory is writable.
executable	booleanType	required Defines if the memory region contents are executable by the processor.

7.1.60 devsRefType

Device domain device references.

Structure



7.1.61 devRefType

Device domain device reference. Referenced devices gain access to memory regions of device domain.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical name in this context.		
physical	<code>nameType</code>	required
Physical device or device alias to include in given device domain.		
mapReservedMemory	<code>booleanType</code>	optional
Whether to automatically map RMRR memory associated with device.		

7.1.62 eventsType

Events are an activity caused by a subject (source) that impacts a second subject (target) or is directed at the kernel. Events are declared globally and have a unique name to be unambiguous. An event must have a single source and one target.

Subjects can use events to either deliver an interrupt, hand over execution to or reset the state of a target subject. The first kind of event provides a basic notification mechanism and enables the implementation of event-driven services. The second type facilitates suspension of execution of the source subject and switching to the target. Such a construct is used to pass the thread of execution on to a different subject, e.g. invocation of a debugger subject if an error occurs in the source subject. The third kind is used to facilitate the restart of subjects.

An event can also have the same source and target, which is called *self* event. Such events are useful to implement para-virtualized timers in VM subjects for example.

Kernel events are special in that they are targeted at the kernel. The currently supported events are system reboot and shutdown.

For documentation about linking physical events to source and target subjects, see section 7.1.124.

See line 720 in listing 8.1 for an example events section.

Structure



7.1.63 eventType

The `eventType` specifies an event by name and mode.

The following event modes are currently supported:

- `asap`

The `asap` event is an abstraction to state that the event should be delivered as soon as possible, depending on the CPU of the target subject. If the target runs on another CPU core, this mode is expanded to mode `ipi`, which is only available in policy formats A and B,

instructing the kernel to preempt the kernel running the target subject and inject the event immediately. If the target subject runs on the same core as the source subject, the mode is expanded to mode *async*.

- `async`
 Async events trigger no preemption at the target subject. The event is marked as pending in the target subject's pending event table and inserted on the next VM exit/entry cycle of the target subject.
- `self`
 An event can also have the same source and target, which is called a self event. Such events are useful to implement para-virtualized timers in VM subjects for example. A subject sends itself a delayed event, using the timed event mechanism. Note that a self event must always have a target action assigned, which is checked by the validator.
- `switch`
 The switch mode facilitates suspension of execution of the source subject and switching to the target. This can only happen between subjects running on the same core. Such a construct is used to pass the thread of execution on to a different subject, e.g. invocation of a debugger subject if an error occurs in the source subject.
- `kernel`
 These kinds of events are directed at the kernel and thus only specify a source since the target is the kernel. They are used to enable specific subjects to unmask level-triggered IRQs and trigger a system reboot, poweroff or explicit panic (crash audit slot allocation and reboot).

See line 744 in listing 8.1 for an example global event declaration.

Attributes

Name	Type	Use
<code>name</code>	<code>nameType</code>	required
Name of the event.		
<code>mode</code>	<code>eventModeType</code>	required
Mode of the event.		

7.1.64 eventModeType

Base: `xs:string`

Event mode.

See 7.1.63 for details about the supported event modes.

Restrictions

values:

- `asap`
- `async`
- `self`
- `switch`
- `kernel`

7.1.65 channelsType

Inter-subject communication is specified by so called channels. These channels represent directed information flows since they have a single writer and possibly multiple readers. Optionally a channel can have an associated notification event (doorbell interrupt).


Channels are declared globally and have a unique name to be unambiguous.

Note that channels are a policy source format abstraction. The toolchain resolves this concept into memory regions and events as well as the appropriate subject mappings.

For documentation about linking physical channels to subjects see section 7.1.132. For documentation about declaring requested channels in components see section 7.1.97. For information how to map a physical channel with a logical component channel at subject level, see section 7.1.139.

See line 808 in listing 8.1 for an example channel section.

Structure



7.1.66 channelType

The `channel` element declares a physical channel.

Besides the name and size of the channel, the optional `hasEvent` attribute can be set to declare that the given channel requests an associated event. The expander tool will then automatically create a global event of the requested event type.

See line 822 in listing 8.1 for an example channel declaration.

Attributes

Name	Type	Use
<code>name</code> Channel name.	<code>nameType</code>	required
<code>size</code> Size of the channel in bytes. validator.	<code>memorySizeType</code>	required Must be a multiple of page size (4K). Enforced by
<code>hasEvent</code> Associated event type (if any).	<code>eventModeType</code>	optional


7.1.67 componentsType

The `components` element holds a list of components and component libraries.

Note that components are a policy source format abstraction. The toolchain resolves this concept into subjects by adding the appropriate memory regions, events and devices.

See line 857 in listing 8.1 for an example components section.

Structure



7.1.68 libraryType

A component library is a specialized component specification which is used to share common resources required for library code to operate. Component libraries can be included by multiple components in order to share functionality. An example is a logging service provided by a dedicated component, whereas the logging client is provided as a library with a shared memory channel for the actual log messages.

A component specification declares library dependencies to request the library resources from the system through the inclusion of the library specification in the `depends` section. This way components inherit the resources of libraries.

On the source code level, a library is included by mechanisms provided by the respective programming language. Note that the component library code is *not* shared between components but lives in the isolated execution environment of a subject instantiating the component (i.e. statically linked libraries).


Libraries can request the same resources as ordinary components. A subject instantiating the component must also map the resources requested by libraries the component depends on.

See line 866 in listing 8.1 for example library specifications.

Attributes

Name	Type	Use
name	<code>nameType</code>	required Component/library name.

Structure



7.1.69 libraryDepsType

Components and libraries are allowed to declare dependencies to other libraries. All resources required by the included library are merged with the ones specified by the component or library. Libraries can depend on other libraries.

A subject realizing this component must correctly map all component and library resource requirements to physical resources in order to fulfill the expectations.

See line 1011 in listing 8.1 for an example dependency section.


Structure



7.1.70 requiredResourcesType

Declaration of resources a component or library requires to operate.

Structure




7.1.71 vcpuType

The `vcpu` element controls the execution behavior of the virtual CPU (vCPU). A default vCPU profile is selected by the component profile, but CPU execution settings can be customized both at component and subject level.

See line 938 in listing 8.1 for an example on how to customize a vCPU profile.


Structure



7.1.72 vmxType

Controls Intel VMX vCPU settings.

Structure




7.1.73 controlsType

Configures the following Intel VMX settings:

- Pin-Based VM-Execution Controls

- Primary Processor-Based VM-Execution Controls
- Secondary Processor-Based VM-Execution Controls
- VM-Entry Controls
- VM-Exit Controls


Structure




7.1.74 pinCtrlType

Configures Intel VMX pin-based VM-execution controls. These controls constitute a 32-bit vector that governs the handling of asynchronous events (for example: interrupts) while running in VMX non-root mode.

See Intel SDM Vol. 3C, "24.6.1 Pin-Based VM-Execution Controls" for more details and the meaning of the different bit-fields.

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator changing any of these values must have a thorough understanding of both the runtime behavior of the Muen SK and the Intel VT-x/VT-d architecture. The `mucfgvalidate` tool checks that requirements for safe execution of Muen are met, i.e. invalid settings are detected and a meaningful error message is presented.

Structure



7.1.75 bitValueType

Base: xs:nonNegativeInteger

The value of one bit, either 1 (True) 0 (False).


Restrictions

$0 \leq 1$


7.1.76 procCtrlType

The processor-based VM-execution controls constitute two 32-bit vectors that govern the handling of synchronous events, mainly those caused by the execution of specific instructions. These are the *primary processor-based* VM-execution controls and the *secondary processor-based* VM-execution controls.

The `proc` element configures the primary processor-based VM-execution controls, see Intel SDM Vol. 3C, "24.6.2 Processor-Based VM-Execution Controls" for more details and the meaning of the different bit-fields.

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator changing any of these values must have a thorough understanding of both the runtime behavior of the Muen SK and the Intel VT-x/VT-d architecture. The `mucfgvalidate` tool checks that requirements for safe execution of Muen are met, i.e. invalid settings are detected and a meaningful error message is presented.


Structure




7.1.77 `proc2CtrlType`

The processor-based VM-execution controls constitute two 32-bit vectors that govern the handling of synchronous events, mainly those caused by the execution of specific instructions. These are the *primary processor-based* VM-execution controls and the *secondary processor-based* VM-execution controls.

The `proc2` element configures the secondary processor-based VM-execution controls, see Intel SDM Vol. 3C, "24.6.2 Processor-Based VM-Execution Controls" for more details and the meaning of the different bit-fields.

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator changing any of these values must have a thorough understanding of both the runtime behavior of the Muen SK and the Intel VT-x/VT-d architecture. The `mucfgvalidate` tool checks that requirements for safe execution of Muen are met, i.e. invalid settings are detected and a meaningful error message is presented.


Structure



7.1.178 vmEntryCtrlType

Configures Intel VMX VM-entry controls. These controls constitute a 32-bit vector that governs the basic operation of VM entries.

See Intel SDM Vol. 3C, "24.8.1 VM-Entry Controls" for more details and the meaning of the different bit-fields.

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator changing any of these values must have a thorough understanding of both the runtime behavior of the Muen SK and the Intel VT-x/VT-d architecture. The `mucfgvalidate` tool checks that requirements for safe execution of Muen are met, i.e. invalid settings are detected and a meaningful error message is presented.


Structure




7.1.79 vmExitCtrlType

Configures Intel VMX VM-exit controls. These controls constitute a 32-bit vector that governs the basic operation of VM exits.

See Intel SDM Vol. 3C, "24.7.1 VM-Exit Controls" for more details and the meaning of the different bit-fields.

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator changing any of these values must have a thorough understanding of both the runtime behavior of the Muen SK and the Intel VT-x/VT-d architecture. The `mucfgvalidate` tool checks that requirements for safe execution of Muen are met, i.e. invalid settings are detected and a meaningful error message is presented.

Structure




7.1.80 masksType

The `masks` element configures the Intel VMX CR0/CR4 guest/host masks and the guest/host exception bitmap.

In general, bits set to 1 in a guest/host mask correspond to bits *owned* by the host, causing a VM exit if the associated event occurs.

Reading from host owned bits in CR0/CR4 does not result in a VM exit but the value of the CR0/CR4 read shadow is returned instead (see Intel SDM Vol. 3C, "24.6.6 Guest/Host Masks and Read Shadows for CR0 and CR4").

Structure



7.1.81 exceptionType

Configures Intel VMX exception bitmap. The exception bitmap is a 32-bit field that contains one bit for each exception. When an exception occurs, its vector is used to select a bit in this field. If the bit is 1, the exception causes a VM exit. If the bit is 0, the exception is delivered normally through the IDT, using the descriptor corresponding to the exceptions vector.

See Intel SDM Vol. 3C, "24.6.3 Exception Bitmap" for more details on the exception bitmap configuration.


Structure



7.1.82 cr0Type

Allows to set initial values of the CR0 control register or bits in the CR0 guest/host ownership mask.

Structure



7.1.83 cr4Type

Allows to set initial values of the CR4 control register or bits in the CR4 guest/host ownership mask.


Structure



7.1.84 msrsType


List of model-specific registers (MSRs) a subject is allowed to access. The settings in this section are translated to the MSR bitmaps of the associated subject (as described by Intel SDM Vol. 3C, "24.6.9 MSR-Bitmap Address").

Structure



7.1.85 msrType

An `msr` element allows a subject direct access to the specified model-specific register (MSR).

 Deviating from the settings provided by the component vCPU profile might result in unexpected system behavior. A system integrator granting direct access to MSRs must be aware of the potential side-effects.

Attributes

Name	Type	Use
<code>start</code> MSR start address.	<code>msrAddressType</code>	required
<code>end</code> MSR end address.	<code>msrAddressType</code>	required
<code>mode</code> MSR access permissions.	<code>msrModeType</code>	required

7.1.86 msrAddressType

Base: `xs:string`

Start/end address value for MSRs in the low or high range:

- Low : `16#0000_0000# .. 16#0000_1fff#`
- High : `16#C000_0000# .. 16#C000_1fff#`

See also Intel SDM Vol. 3C, "24.6.9 MSR-Bitmap Address".

Restrictions

Pattern = `16#[[cC0]000_]?[01]([0-9a-fA-F]3)#`

7.1.87 msrModeType

Base: `xs:string`

MSR access rights.

Restrictions


values:

- `r`
- `w`
- `rw`

7.1.88 registersType

The `registers` element specifies the initial value of general-purpose (GPR), CR0/CR4 and segment registers.


Structure



7.1.89 gprType

The `gpr` element specifies the initial values of subject general-purpose registers (GPRs).


Structure



7.1.90 segmentsType

The segments element specifies the initial values of subject segment registers.

Structure



7.1.91 segmentType

Initial value of a segment register, including hidden part. See Intel SDM Vol. 3A, "3.4.3 Segment Registers" for more details on segment registers.

Attributes

Name	Type	Use
selector	word16Type	required
Segment selector value.		
base	word64Type	required
Segment base address.		
limit	word32Type	required
Segment limit.		
access	word32Type	required
Segment access information.		

7.1.92 word32Type

Base: word64Type < xs:string
32-bit machine word.

Restrictions

value ≤ 13

7.1.93 logicalMemoryType

In this section, components can specify expected memory mappings with given access rights and region size.

See line 960 in listing 8.1 for an example specification.

Structure



7.1.94 logicalMemType

The memory element requests a memory region with the specified size and permissions from the system. The region is expected to be placed at the address given via the virtualAddress attribute.

See line 965 in listing 8.1 for an example specification.

Attributes

Name	Type	Use
size	word64Type	required Size of memory in bytes. Must be a multiple of page size (4K).
virtualAddress	word64Type	required Expected address of memory mapping.
logical	nameType	required Logical name of mapping.
writable	booleanType	required Defines if the mapped memory is writable.
executable	booleanType	required Defines if the memory region contents are executable by the processor.

7.1.95 memoryArrayType

The memory array abstraction simplifies the declaration of consecutive memory mappings with a given base address, region size and executable and writable attributes. The child elements declare the number of expected regions.

Attributes

Name	Type	Use
logical	nameType	required Logical name of mapping.
writable	booleanType	required Defines if the mapped memory is writable.
executable	booleanType	required Defines if the memory region contents are executable by the processor.
virtualAddressBase	word64Type	required Expected address of memory mapping.
elementSize	word64Type	required Size of one array element in bytes. Must be a multiple of page size (4K).

(continuation)
 Name Type Use

Structure



7.1.96 arrayEntryType

Array entries specify the number of array elements and assign a logical name to each element.
 See line 1130 in listing 8.1 for an example array entry declaration.

Attributes


Name	Type	Use
logical	nameType	required Logical name of array entry.

7.1.97 logicalChannelsType

Components and libraries use the channels sub-section of requires to specify expected communication channels.

See line 891 in listing 8.1 for an example specification.

Structure



7.1.98 logicalChannelReaderType

The reader element requests a read-only channel of the specified size, address and optional notification vector.

See line 896 in listing 8.1 for an example channel reader specification.

Attributes

Name	Type	Use
logical	nameType	required Logical name of reader channel.
virtualAddress	word64Type	required Expected address of channel memory mapping.
size	word64Type	required Expected size of channel. Must be a multiple of page size (4K).
vector	vectorType	optional Notification vector.

7.1.99 vectorType

Base: xs:nonNegativeInteger

Vector number.

Restrictions

value ≤ 255

7.1.100 logicalChannelWriterType

The `writer` element requests a channel with write permissions of the specified size, address and optional notification event number.

See line 911 in listing 8.1 for an example channel writer specification.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical name of writer channel.		
virtualAddress	<code>word64Type</code>	required
Expected address of channel memory mapping.		
size	<code>word64Type</code>	required
Expected size of channel. Must be a multiple of page size (4K).		
event	xs:nonNegativeInteger	optional
Notification event number.		

7.1.101 channelArrayType


The channel array abstraction simplifies the declaration of consecutive channel mappings with a given base address, channel size and optional event/vector bases. The child elements declare the number of expected channels and either the reader or writer role.

See line 1123 in listing 8.1 for an example specification.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical channel array name.		
eventBase	xs:nonNegativeInteger	optional
The eventBase attribute specifies the event number of the first element in the array. This number is incremented for all further elements in the array (eventBase + 1). Note that this attribute is only taken into consideration for a writer array.		
vectorBase	<code>vectorType</code>	optional
The vectorBase attribute specifies the vector number of the first element in the array. This number is incremented for all further elements in the array (vectorBase + 1). Note that this attribute is only taken into consideration for a reader array.		
virtualAddressBase	<code>word64Type</code>	required
Expected address of memory mapping.		
elementSize	<code>word64Type</code>	required
Size of one array element in bytes. Must be a multiple of page size (4K).		

Structure



7.1.102 logicalDevicesType

The devices sub-section of the `requires` section is used to specify expected devices with their associated resources.

See line 1035 in listing 8.1 for an example specification.

Structure



7.1.103 logicalDeviceType


A `device` element specifies an expected logical device with its resources. Possible resources are `irq`, `memory` and `ioPort`.

See line 1040 in listing 8.1 for an example specification.

Attributes

Name	Type	Use
<code>logical</code>	<code>nameType</code>	required
Logical device name.		

Structure



7.1.104 logicalIrqType

An `irq` element of a logical device reference requests an IRQ with given number from the system policy. The specified number will be injected when the device requires attention for the associated logical function.

See line 1045 in listing 8.1 for an example IRQ reference.

Attributes

Name	Type	Use
<code>logical</code>	<code>nameType</code>	required
Logical name of IRQ resource.		

(continuation)

Name	Type	Use
vector	<code>vectorType</code>	required
Expected IRQ number.		

Structure



7.1.105 logicalMsiIrqType

The presence of `msi` child elements of an `irq` device resource specifies that the component expects the device to be operated in MSI mode. The number of elements defines the expected MSI vector number count to be provided by the referenced device.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Name of MSI resource.		

7.1.106 logicalIoPortType

The `ioPort` element requests a device I/O port resource with given range `start .. end` from the system.

See line 1054 in listing 8.1 for an example I/O port reference.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical I/O port name.		
start	<code>word16Type</code>	required
I/O port start address.		
end	<code>word16Type</code>	required
I/O port end address.		


7.1.107 logicalEventsType

The `events` sub-section of the `requires` section is used to specify expected events with optional event actions.

A component can specify both source as well as target events.

See line 1150 in listing 8.1 for an example specification.


Structure



7.1.108 logicalEventSourceType

Specifies expected source events.

Structure



7.1.109 logicalSourceEventEntryType

Base: baseLogicalEventType

An entry in the component's source event list.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical name of event.		
id	<code>xs:nonNegativeInteger</code>	required
ID of source event.		

7.1.110 logicalEventTargetType

Specifies expected event targets.

Structure



7.1.111 logicalTargetEventEntryType

Base: baseLogicalEventType

An entry in the component's target event list.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical name of event.		
id	<code>xs:nonNegativeInteger</code>	optional
ID of target event entry.		

7.1.112 providedResourcesType

Components usually come in the form of an executable file. To this end, the `provides` section specifies the memory regions of the component binary executable with their content.


From a security perspective, it is often desirable to provide the different binary section as separate memory regions with the appropriate access rights, i.e. only the text section is executable, rodata is not writable and so on.

Memory specified in this sections are expanded to mapped physical regions for each subject that instantiates this component.

Note: the `Muchbinsplit` tool can be used to extract these section from an ELF binary into separate files and automatically add the corresponding memory elements to the component specification.

See line 1064 in listing 8.1 for an example `provides` section.

Structure



7.1.113 providedMemType

Base: `memoryBaseType`


A memory element in the `provides` section declares memory region provided by the component. Mostly used to provide (a part) of the component binary.

See line 1082 in listing 8.1 for an example specification.

Attributes

Name	Type	Use
<code>size</code>	<code>memorySizeType</code>	required Size of region. Must be a multiple of page size (4K). Enforced by validator.
<code>virtualAddress</code>	<code>word64Type</code>	required Virtual address in component address space.
<code>type</code>	<code>subjectMemoryKindType</code>	optional Memory type (e.g. <code>subject_binary</code>).
<code>logical</code>	<code>nameType</code>	required Logical name of mapping.
<code>writable</code>	<code>booleanType</code>	required Defines if the mapped memory is writable.
<code>executable</code>	<code>booleanType</code>	required Defines if the memory region contents are executable by the processor.

Structure



7.1.114 componentType

Base: `libraryType`

A component is a piece of software which shall be executed by the SK. Components represent the building blocks of a component-based system and can be regarded as templates for executable entities instantiated by subjects.

The specification of a component declares the *binary program* by means of (file-backed memory) regions. It also specifies the component's view of the expected execution environment. A component may request the following resources from the system:

- Logical channels
- Logical memory regions

- Logical devices
- Logical events


Components are identified by name and specify a profile. The profile controls the settings of the virtual CPU (vCPU).

See line 988 in listing 8.1 for an example component.

Attributes

Name	Type	Use
name	<code>nameType</code>	required
Component/library name.		
profile	<code>componentProfileType</code>	required
Component profile.		

Structure



7.1.115 componentProfileType

Base: `xs:string`

The component profile defines default vCPU settings and triggers profile specific actions in the expander tool. The following actions are performed for the 'linux' profile.

- Add Linux zero-page (ZP, generated by Mugenzp)
- Add ACPI table regions (generated by Mugenacpi)
- Append sinfo address to boot parameters (`muen_sinfo`)
- Add dummy legacy BIOS regions (start address `16000c_0000`)
- Invalidate guest state of Linux SMP emulation sibling subjects

Restrictions

values:

- native
- vm
- linux

7.1.116 subjectsType

The `subjects` element holds a list of subjects.

See line 1768 in listing 8.1 for an example subjects section.

Structure



7.1.117 subjectType


A subject is an instance of a component, i.e. an active component in the system policy that may be scheduled. Its specification references a component and maps all requested logical resources to physical resources provided by the system. Additional resources to the ones requested by the component can be specified here. This enables specialization of the base component specification.

See line 1772 in listing 8.1 for an example subject declaration.

Attributes

Name	Type	Use
name	nameType	required Unique subject name.

Structure




7.1.118 devicesRefType

List of device references. Used to grant a subject access to hardware devices and their resources.

See line 2099 in listing 8.1 for example device references.

Structure



7.1.119 deviceRefType

The `device` element allows a subject access to devices referenced via the `physical` attribute.


For PCI devices only a single virtual bus is provided (bus 0). The `pci` element may be used to place the device at a specific location (BDF). If no other logical device resources of the device are specified, then the expander tool will map all physical devices resources into the subject. When logical device resources are explicitly specified, then only access to those are actually granted. The `physical` attribute must be either a reference to an existing physical device, device alias or device class. Validators check that this is the case.

See line 2104 in listing 8.1 for an example reference.

Attributes

Name	Type	Use
<code>logical</code>	<code>nameType</code>	required
Logical device name.		
<code>physical</code>	<code>nameType</code>	required
Name of physical device to reference.		

Structure



7.1.120 pciAddressType

PCI Bus, Device, Function triplet (BDF).

Attributes

Name	Type	Use
<code>bus</code>	<code>byteType</code>	required
PCI Bus number.		
<code>device</code>	<code>pciDeviceNumberType</code>	required
PCI Device number.		
<code>function</code>	<code>pciFunctionNumberType</code>	required
PCI Function number.		

7.1.121 irqRefType

The device `irq` element assigns the referenced physical IRQ to the subject, i.e. if the device triggers the referenced physical IRQ, the specified `vector` number will be injected into the subject by the SK.

The presence of `msi` sub-elements enforces MSI mode (the default for MSI-capable devices and automatic device resource expansion).

Attributes

Name	Type	Use
<code>logical</code> Logical IRQ name.	<code>nameType</code>	required
<code>physical</code> Name of physical device IRQ.	<code>nameType</code>	required
<code>vector</code> Vector to inject into subject if device triggers IRQ. Will be allocated by the expander if none is specified.	<code>vectorType</code>	optional

Structure



7.1.122 physicalRefType

References a physical resource given by the `physical` attribute, and assigns a logical name to it.

Attributes

Name	Type	Use
<code>logical</code> Logical name for resource reference.	<code>nameType</code>	required
<code>physical</code> Name of physical resource.	<code>nameType</code>	required

7.1.123 devMemRefType

The device memory element maps the device memory region referenced via the `physical` attribute into the subject address space at address `virtualAddress`. The `executable`, `writable` attributes define the access permissions for the subject.

See line 2119 in listing 8.1 for an example device memory reference.

Attributes


Name	Type	Use
<code>virtualAddress</code> Address of mapping in subject address space. If none is specified, an identity mapping is applied by the expander tool.	<code>word64Type</code>	optional
<code>physical</code> Name of referenced physical memory region.	<code>nameType</code>	required
<code>logical</code> Logical name of mapping.	<code>nameType</code>	required
<code>writable</code> Defines if the mapped memory is writable.	<code>booleanType</code>	required
<code>executable</code> Defines if the memory region contents are executable by the processor.	<code>booleanType</code>	required

7.1.124 subjectEventsType

The `subject events` element specifies all events originating from or directed at this subject. The physical attribute is the name of a event defined in the global events section.

See line 1781 in listing 8.1 for an example subject events section.

Structure



7.1.125 eventSourceType

The event `source` element specifies events that are allowed to be triggered by the associated subject.

Source events are divided into two groups: `vmx_exit` and `vmcall`. For event group `vmx_exit` the id attribute specifies the trap number while in the `vmcall` group it designates the hypercall number.

The `vmx_exit` group is translated to a lookup table for handling VMX exit traps as defined by Intel SDM Vol. 3D, "Appendix C VMX Basic Exit Reasons". The `vmcall` group on the other hand is translated into a lookup table to handle hypercalls.

See line 1787 in listing 8.1 for an example event source section.

Structure




7.1.126 eventGroupType

Source event group element. Currently, two groups are supported: `vmcall` for hypercalls and `vmx_exit` for all other supported traps.

Attributes

Name	Type	Use
name	eventGroupNameType	required
Name of event group.		

Structure



7.1.127 defaultEventEntryType

Base: baseDefaultEventType

The `default` element entry can be used to specify an event which should be added for all event ids that have not been explicitly specified.

See line 1802 in listing 8.1 for a default source event example.

Attributes

Name	Type	Use
physical	<code>nameType</code>	required
Global event reference.		

7.1.128 sourceEventEntryType

Base: `baseEventWithIDType` < `baseEventType`

A source event entry specifies a source event node, i.e. it registers a handler for the given event id. These IDs, depending on the event group, are either hypercall numbers or VMX basic exit reasons.

It is possible to assign event actions to event source entries. Currently supported source event actions are `system_reboot` and `system_poweroff`, which both have the kernel itself as endpoint.

See line 1855 in listing 8.1 for a source event entry example.

Attributes

Name	Type	Use
logical	<code>nameType</code>	required
Logical event name.		
physical	<code>nameType</code>	required
Physical event name.		
id	<code>xs:nonNegativeInteger</code>	required
ID of event.		

7.1.129 eventGroupNameType

Base: `xs:string`

Supported event groups.

Restrictions

values:

- `vmx_exit`
- `vmcall`

7.1.130 eventTargetType

The event target element specifies events that the subject is an *endpoint* of.

See line 1870 in listing 8.1 for an example event target section.

Structure



7.1.131 targetEventEntryType

Base: `baseEventType`

The event element in the target section specifies one event endpoint by referencing a physical event and assigning a logical name to it.

See line 1875 in listing 8.1 for an example event endpoint.

Attributes


Name	Type	Use
logical Logical event name.	<code>nameType</code>	required
physical Physical event name.	<code>nameType</code>	required
id Event ID.	<code>xs:nonNegativeInteger</code>	optional

7.1.132 channelReferencesType

The `channel` section of a subject declares references to communication channels. The referenced channels become accessible to the requesting subject either as reader or writer endpoint.

See line 2233 in listing 8.1 for an example section.

Structure



7.1.133 channelReaderType

A channel `reader` element references a global communication channel as reader endpoint, i.e. the channel is mapped read-only into the subject address space.

See line 2239 in listing 8.1 for an example reader declaration.

Attributes

Name	Type	Use
logical Logical name of reader channel.	<code>nameType</code>	required
physical Name of physical channel.	<code>nameType</code>	required
virtualAddress Address of mapping in subject address space.	<code>word64Type</code>	required
vector Associated vector. Must be set if a physical channel with <code>hasEvent</code> mode != <code>switch</code> is referenced (enforced by validator).	<code>vectorType</code>	optional

7.1.134 channelWriterType

A channel `writer` element references a global communication channel as writer endpoint, i.e. the channel is mapped with write permissions into the subject address space.

See line 2246 in listing 8.1 for an example writer declaration.

Attributes

Name	Type	Use
logical Logical name of writer channel.	<code>nameType</code>	required
physical Name of physical channel.	<code>nameType</code>	required

(continuation)		
Name	Type	Use
virtualAddress	<code>word64Type</code>	required Address of mapping in subject address space.
event	<code>xs:nonNegativeInteger</code>	optional Associated event number. Must be set if a physical channel with hasEvent attribute is referenced.

7.1.135 monitorType


The monitor abstraction enables subjects to request access to certain data of another subject specified by name. Possible child elements are:

- State
- Timed_Events
- Interrupts
- Loader

See the Muen Component Specification document for details about these subject monitor interfaces.

See line 1886 in listing 8.1 for an example monitor section.

Structure



7.1.136 monitorSubjectRefType

Base: `loaderSubjectRefType`

Give subject monitor (SM) access to the referenced subject state.

Attributes

Name	Type	Use
subject	<code>nameType</code>	required Name of monitored subject.
logical	<code>nameType</code>	required Logical name of state mapping.
virtualAddress	<code>word64Type</code>	required Address to map requested subject address space.
writable	<code>booleanType</code>	required Whether or not the given state is mapped writable into the SM.

7.1.137 loaderSubjectRefType

The loader mechanism effectively puts the loaded subject denoted by the `subject` attribute under loader control, as it is not able to start without the help of the loader.

In more detail, the `loader` monitor element instructs the expander tool to map all memory regions of the referenced subject into the address space of the monitor subject, using the specified `virtualAddress` as offset in the address space of the loader.

If a memory region of the loaded subject is writable and file-backed, the region is replaced with an empty region and linked via the `hashRef` mechanism to the original region which is mapped into the loader.

The state of the loaded subject is then invalidated by clearing the `CR4.VMXE` bit in the initial subject `CR4` register value. If such a subject is scheduled by the kernel, a VMX exit *VM-entry failure due to invalid guest state* (33) occurs. See Intel SDM Vol. 3C, "23.7 Enabling and Entering VMX Operation" and Intel SDM Vol. 3C, "23.8 Restrictions on VMX Operation" for more details. This trap is linked to the loader via normal VMX event handling. After handover, the loader initializes the memory regions replaced by the expander with the designated content.

All information required to *load* the loaded subject is provided to the loader subject via its own `sinfo` API. Memory regions prefixed with `monitor_sinfo_` provide access to the `sinfo` regions of the loaded subjects. Regions prefixed with `monitor_state_` specify memory regions containing the subject register state of the loaded subject.

The difference between the `monitor_sinfo_` memory region address in the loader and the address of the `sinfo` memory region in the target `sinfo` information denotes the `virtualAddress` offset attribute of the `loader` element in the policy. This information combined is enough to fully construct the initial state of the loaded subject, or to reset a subject to its initial state on demand.

The loader may also optionally check the hashes of the restored regions, as this information is provided via the `sinfo` mechanism as well.

See line 1903 in listing 8.1 for an example loader element.

Attributes

Name	Type	Use
<code>subject</code>	<code>nameType</code>	required Name of monitored subject.
<code>logical</code>	<code>nameType</code>	required Logical name of state mapping.
<code>virtualAddress</code>	<code>word64Type</code>	required Address to map requested subject address space.

7.1.138 componentReferenceType

The component reference element specifies which component this subject instantiates. All logical resources required by the component must be mapped to physical resources of the appropriate type. Validators make sure that all requirements are satisfied and that no mapping has been omitted.

See line 1812 in listing 8.1 for an example component reference.

Attributes

Name	Type	Use
<code>ref</code>	<code>nameType</code>	required Name of referenced component.

Structure



7.1.139 resourceMappingType

The map element maps a physical resource provided by the system with a resource requested by the referenced component.

This element allows recursion to map child resources as well (e.g. device memory, I/O ports etc).

See line 1828 in listing 8.1 for an example mapping.

Attributes

Name	Type	Use
logical	nameType	required
Name of logical resource requested by the component.		
physical	nameType	required
Physical name of resource.		

Structure



7.1.140 schedulingType

The Muen SK implements a fixed, cyclic scheduler. The scheduling element is used to specify such a static plan by means of a major frame. A major frame consist of an arbitrary number of minor frames. Minor frames in turn specify a duration in number of ticks a subject is scheduled before preemption in terms of the tick rate.

The tickRate attribute has the unit Hertz (Hz) and specifies the number of clock ticks per second. The ticks attribute of minor frames is expressed in terms of this tick rate. As an example: if we want to declare the minor frame duration in terms of microseconds (10^{-6}) then a tick rate of 1000000 must be used.

The duration of a major frame must be the same on each CPU, meaning the sum of all minor frame ticks for any given CPU must be identical. However, different major frames can have arbitrary length.

The Tau0 subject designates to the kernel which major frame is the currently active one. At the end of each major frame, the kernel determines the active major frame and switches to that scheduling plan for the duration of the major frame.

All subjects which can hand over execution to another subject via a switch event form a so called scheduling group. Membership to a scheduling group is determined by the specified switch events and how they link subjects together. Minor frames designate the subject that is to be executed for the given amount of ticks. The subject name identifies the *initial* subject of a minor frame but any member of the scheduling group of the given subject may be executed during that minor frame.

See line 2310 in listing 8.1 for an example scheduling plan.

Attributes

Name	Type	Use
tickRate	xs:positiveInteger	required
Scheduling clock ticks in Hz.		

Structure




7.1.141 majorFrameType

A major frame consists of a sequence of minor frames for a given CPU. When the end of a major frame is reached, all CPUs synchronize and the scheduler starts over from the beginning using the first minor frame again. This means that major frames are repeated in a cyclic fashion until a different major frame is designated via the Tau0 interface.

See line 2342 in listing 8.1 for an example major frame.

Structure



7.1.142 cpuType

The `cpu` element is used to specify major frames for each CPU of the system.

See line 2350 in listing 8.1 for an example `cpu` element.

Attributes

Name	Type	Use
<code>id</code>	<code>xs:nonNegativeInteger</code>	required
ID of CPU.		

Structure



7.1.143 minorFrameType

A minor frame specifies the number of scheduling ticks a subject is allowed to run on the CPU specified by the parent `cpu` element.

See line 2355 in listing 8.1 for an example minor frame.

Attributes

Name	Type	Use
<code>subject</code>	<code>nameType</code>	required
Name of scheduled subject.		
<code>ticks</code>	<code>xs:positiveInteger</code>	required
Number of scheduling ticks in minor frame.		

Chapter 8

Appendix

8.1 Annotated Example Policy

```
1 <?xml version='1.0' encoding='utf-8'?>
2 <system>
3 <!--
4   A Muen system policy specifies all hardware resources such as physical
5   memory, devices, CPU time, etc and how these resources are accessed by
6   the separation kernel, the subjects and devices.
7
8   The 'system' section is the top-level element in the Muen system policy.
9   It contains various sub-elements which specify all aspects of a concrete
10  system.
11
12  This is the *source format* of the Muen system policy. It allows for
13  abstractions, such as channels, which are broken down into their
14  constituent parts by the toolchain in format A and B accordingly.
15 -->
16 <config>
17 <!--
18   The purpose of a config section is to specify configuration values which
19   parameterize a system or a component. It allows to declare boolean,
20   string and integer values. The following sections in the system policy
21   provide support for configuration values:
22
23   - System
24
25   - Platform
26
27   - Component
28
29   During the build process, configuration values provided by the platform
30   are merged into the global system configuration. Component configuration
31   values allow the parameterization of component-local functionality.
32
33   Besides component parameterization, configuration options can be used in
34   'if' conditionals, as shown in the following example.
35
36   ``` xml
37   <if variable="xhcidbg_enabled" value="true">
38   ...
39   </if>
40
41   ```
42
43   A second use case is XML attribute value expansion as follows:
44
45   ``` xml
46   <channel name="debuglog" size="$logchannel_size"/>
47   ...
48   ```
49
50   The 'size' attribute value is not specified directly, but parameterized
51   via an integer configuration option.
52 -->
53 <boolean name="xhcidbg_enabled" value="true"/>
54 <boolean name="dbgserver_serial_enabled" value="true"/>
55 <boolean name="dbgserver_sink_pcspkr" value="false"/>
56 <boolean name="dbgserver_sink_shmem" value="false"/>
57 <boolean name="linux_debug" value="false"/>
58 <boolean name="ahci_drv_enabled" value="false"/>
59 <boolean name="pciconf_emulation_enabled" value="true"/>
60 <boolean name="pciconf_emulation_xhci_enabled" value="false"/>
61 <boolean name="ahci_supported" value="true"/>
```

```

63 <boolean name="serial_supported" value="true"/>
<boolean name="hsuart_supported" value="false"/>
65 <boolean name="xhcidbg_supported" value="false"/>
<boolean name="uefi_gop_rmrr_access" value="false"/>
67 <boolean name="ahci_drv_active" value="false"/>
<boolean name="dbgserver_sink_serial" value="true"/>
<boolean name="dbgserver_sink_xhcidbg" value="false"/>
69 <string name="pciconf_emulation_nic_devid" value="16#01#"/>
<string name="pciconf_emulation_nic_physdev" value="ethernet_controller_1"/>
71 <string name="logchannel_size" value="16#0002_0000#"/>
<string name="system" value="xml/demo_system_vtd.xml"/>
73 <string name="hardware" value="hardware/lenovo-t430s.xml"/>
<string name="additional_hardware" value="hardware/common_hardware.xml"/>
75 <string name="platform" value="platform/lenovo-t430s.xml"/>
<string name="igd_opregion_address" value="16#baf5_5000#"/>
77 </config>
<hardware>
79 <!--
Systems running the Muen SK perform static resource allocation at
81 integration time. This means that all available hardware resources of a
target machine must be defined in the system policy in order for these
83 resources to be allocated to subjects.

85 The 'hardware' element is the top-level element of the hardware
specification in the system policy. Information provided by a hardware
87 description includes the amount of available physical memory blocks
including reserved memory regions (RMRR), the number of physical CPU
89 cores and hardware device resources.

91 The Muen toolchain provides a handy tool to automate the cumbersome
process of gathering hardware resource data from a running Linux system:
93 'mughnhwcfg'\[1\].

95 1. https://git.codelabs.ch/?p=muen/mughnhwcfg.git
-->
97 <processor cpuCores="2" speed="2893" vmxTimerRate="5">
<!--
99 The 'processor' element specifies the number of CPU cores, the processor
speed in MHz and the Intel VMX preemption timer rate.

101 Since Intel CPUs can have arbitrary APIC identifiers, the APIC IDs of
all physical CPUs are enumerated here. The APIC ID is required for
103 interrupt and IPI routing.
-->
105 <cpu apicId="0"/>
<cpu apicId="2"/>
107 </processor>
<memory>
109 <!--
The hardware 'memory' element specifies the available physical memory
111 blocks including reserved memory regions (RMRR, see Intel VT-d
Specification, "8.4 Reserved Memory Region Reporting Structure").

113 Only memory blocks reported by the BIOS E820 map as non-*reserved* must
be configured in this section, e.g. *usable* or *ACPI NVS*, *ACPI data*.
115 -->
117 <memoryBlock allocatable="false" name="System RAM" physicalAddress="16#0000#" size="16#0009_d000#"
"/>
119 <memoryBlock allocatable="true" name="System RAM" physicalAddress="16#0010_0000#" size="16#1
ff0_0000#"/>
<memoryBlock allocatable="true" name="System RAM" physicalAddress="16#2020_0000#" size="16#1
121 fe0_4000#"/>
<memoryBlock allocatable="true" name="System RAM" physicalAddress="16#4000_5000#" size="16#6
ed2_c000#"/>
<memoryBlock allocatable="false" name="ACPI Non-volatile Storage" physicalAddress="16#bae9_f000#"
size="16#0010_0000#"/>
123 <memoryBlock allocatable="false" name="ACPI Tables" physicalAddress="16#baf9_f000#" size="16#0006
_0000#"/>
<memoryBlock allocatable="true" name="System RAM" physicalAddress="16#0001_0000_0000#" size="
16#0003_3e60_0000#"/>
125 <reservedMemory name="rmrr1" physicalAddress="16#ba3b_a000#" size="16#0001_7000#">
<!--
127 A 'reservedMemory' element is a special memory block declaration. It
specifies a reserved memory region as outlined in the Intel VT-d
129 Specification, "8.4 Reserved Memory Region Reporting Structure" (RMRR).

131 Reserved memory regions are BIOS allocated memory ranges that may be DMA
targets for certain legacy device use-cases. Devices that require access
133 to such a region refer to it by name.
-->
135 </reservedMemory>
<reservedMemory name="rmrr2" physicalAddress="16#bb80_0000#" size="16#0420_0000#"/>
137 </memory>
<devices pciConfigAddress="16#f800_0000#">
139 <!--
The 'devices' element enumerates all devices provided by the hardware
platform. Different kinds of devices, be it PCI(e) or legacy (non-PCI),

```

```

143     can be declared in this section.
144     -->
145     <device name="vga">
146     <!--
147     The 'device' element specifies a physical device and its associated
148     resources. There are three main device resource types:
149
150     - IRQ
151
152     - I/O port range
153
154     - Memory
155
156     The presence of a PCI element indicates whether the device is a PCI or a
157     legacy device.
158
159     Capabilities can be used to convey additional device-specific
160     information. The base address of the memory mapped PCI config space is
161     defined by the 'pciConfigAddress' attribute.
162     -->
163     <memory caching="WC" name="buffer" physicalAddress="16#000a_0000#" size="16#0002_0000#">
164     <!--
165     A device 'memory' element specifies a memory region which is used to
166     interact with the associated device.
167
168     For PCI devices, the specified region is programmed into one device BAR
169     (Base Address Register) by system firmware. See the PCI Local Bus
170     Specification or the PCI Express Base Specification for more details.
171     -->
172     </memory>
173     <ioPort end="16#03df#" name="ports" start="16#03c0#">
174     <!--
175     The 'ioPort' element specifies a device I/O port resource from 'start'
176     octet up to and including 'end' octet. A single byte-accessed port is
177     designated by specifying the same 'start' and 'end' values.
178     -->
179     </ioPort>
180     </device>
181     <device name="ps2">
182     <irq name="kbd_irq" number="1">
183     <!--
184     The 'irq' element specifies a device IRQ resource.
185
186     The specified IRQ number is one of:
187
188     - Legacy IRQ (ISA)
189     Range '0 .. 15'.
190
191     - PCI INTx IRQ, line-signaled
192     Range '0 .. Max_LSI_IRQ', whereas 'Max_LSI_IRQ' is defined by the
193     hardware I/O APIC configuration 'gsi_base' + 'max_redirection_entry'
194     of I/O APIC with 'max(gsi_base)'. 'gsi_base' and
195     'max_redirection_entry' are I/O APIC device capabilities.
196
197     'msi' sub-elements are present if the device supports MSI interrupts.
198     The element count designates the number of supported MSI interrupts.
199     -->
200     </irq>
201     <irq name="mouse_irq" number="12"/>
202     <ioPort end="16#0060#" name="port_60" start="16#0060#"/>
203     <ioPort end="16#0064#" name="port_64" start="16#0064#"/>
204     </device>
205     <device name="cmos_rtc">
206     <ioPort end="16#0071#" name="ports" start="16#0070#"/>
207     </device>
208     <device name="pcspeaker">
209     <ioPort end="16#0061#" name="Port_61" start="16#0061#"/>
210     <ioPort end="16#0043#" name="Port_42_43" start="16#0042#"/>
211     </device>
212     <device name="system_board">
213     <!--
214     The system board must provide a reset and pmla_cnt port as well as
215     the pmla_cnt_slp_typ capability. The presence of this device and
216     the necessary resources are checked by the Mucfgvalidate tool. The
217     resources are used by the kernel for system reboot and poweroff.
218     -->
219     <ioPort end="16#0cf9#" name="reset" start="16#0cf9#"/>
220     <ioPort end="16#0404#" name="pmla_cnt" start="16#0404#"/>
221     <capabilities>
222     <capability name="systemboard"/>
223     <capability name="pmla_cnt_slp_typ">7168</capability>
224     </capabilities>
225     </device>
226     <device name="ioapic_1">
227     <!--
228     The I/O Advanced Programmable Interrupt Controller (I/O APIC) is
229     used by the kernel for interrupt routing of legacy IRQs. The

```

```

229     presence of this device and the necessary resources are checked by
230     the validator tool.
231     -->
232     <memory caching="UC" name="mem1" physicalAddress="16#fec0_0000#" size="16#1000#"/>
233     <capabilities>
234     <capability name="ioapic">
235     <!--
236     A device 'capability' is used to assign additional information to a
237     device. Such a capability might be used by the Muen toolchain to perform
238     certain actions on devices with a given capability (e.g. 'ioapic'). A
239     system integrator may use this facility to define its own capabilities
240     used by custom tools.
241
242     A capability element can have an optional value.
243     -->
244     </capability>
245     <capability name="gsi_base">0</capability>
246     <capability name="max_redirection_entry">23</capability>
247     <capability name="source_id">16#f0f8#</capability>
248     </capabilities>
249     </device>
250     <device name="iommu_1">
251     <!--
252     This device specifies an Intel VT-d DMA and interrupt remapping
253     hardware. It is used by the Muen SK to implement device separation
254     by means of device domains, see below. The capabilities define
255     specific properties of the IOMMU, such as Guest Address Width,
256     Fault Register Offset etc. Refer to the Intel VT-d Specification,
257     "10.4 Register Descriptions".
258     -->
259     <memory caching="UC" name="mmio" physicalAddress="16#fed9_0000#" size="16#1000#"/>
260     <capabilities>
261     <capability name="iommu"/>
262     <capability name="agaw">39</capability>
263     <capability name="fr_offset">512</capability>
264     <capability name="iotlb_invalidate_offset">264</capability>
265     </capabilities>
266     </device>
267     <device name="iommu_2">
268     <memory caching="UC" name="mmio" physicalAddress="16#fed9_1000#" size="16#1000#"/>
269     <capabilities>
270     <capability name="iommu"/>
271     <capability name="agaw">39</capability>
272     <capability name="fr_offset">512</capability>
273     <capability name="iotlb_invalidate_offset">264</capability>
274     </capabilities>
275     </device>
276     <device name="host_bridge_1">
277     <description>Intel Corporation 3rd Gen Core processor DRAM Controller</description>
278     <pci bus="16#00#" device="16#00#" function="0">
279     <!--
280     PCI(e) devices are specified using the 'pci' element.
281
282     The element provides the following information:
283
284     - PCI device address (BDF)
285
286     - Identification
287
288     - IOMMU group information
289
290     The location of the PCI device in the PCI topology is specified by the
291     Bus, Device, Function triplet (BDF).
292     -->
293     <identification classcode="16#0600#" deviceId="16#0154#" revisionId="16#09#" vendorId="16#8086#"
294     ">
295     <!--
296     The 'identification' element specifies the PCI device class, device,
297     revision and vendor ID.
298
299     For more information, consult the PCI Local Bus Specification,
300     "Configuration Space Decoding".
301     -->
302     </identification>
303     <iommuGroup id="0">
304     <!--
305     Devices in the same IOMMU group cannot be properly isolated from each
306     other because they may perform inter-device transactions directly,
307     without going through the IOMMU.
308
309     Note that this information is currently not used by the toolchain. It is
310     a hint to the system integrator whether two devices can be properly
311     isolated from each other or not.
312     -->
313     </iommuGroup>
314     </pci>
315     <memory caching="UC" name="mmconf" physicalAddress="16#f800_0000#" size="16#1000#"/>

```

```

315 </device>
316 <device name="vga_compatible_controller_1">
317 <description>Intel Corporation 3rd Gen Core processor Graphics Controller</description>
318 <pci bus="16#00#" device="16#02#" function="0">
319 <identification classcode="16#0300#" deviceId="16#0166#" revisionId="16#09#" vendorId="16#8086#"
"/>
320 <iommuGroup id="1"/>
321 </pci>
322 <irq name="irq1" number="16">
323 <msi name="msi1"/>
324 </irq>
325 <memory caching="UC" name="mem1" physicalAddress="16#d000_0000#" size="16#0040_0000#"/>
326 <memory caching="WC" name="mem2" physicalAddress="16#c000_0000#" size="16#1000_0000#"/>
327 <memory caching="WC" name="mem3" physicalAddress="16#000c_0000#" size="16#0002_0000#"/>
328 <memory caching="UC" name="mmconf" physicalAddress="16#f801_0000#" size="16#1000#"/>
329 <ioport end="16#603f#" name="ioport1" start="16#6000#"/>
330 <reservedMemory ref="rmrr2">
331 <!--
332 This device specifies that it requires access to the reserved
333 memory range (RMRR) with the given name.
334 -->
335 </reservedMemory>
336 </device>
337 <device name="usb_controller_1">
338 <description>Intel Corporation 7 Series/C210 Series Chipset Family USB xHCI Host Controller</
description>
339 <pci bus="16#00#" device="16#14#" function="0">
340 <identification classcode="16#0c03#" deviceId="16#1e31#" revisionId="16#04#" vendorId="16#8086#"
"/>
341 <iommuGroup id="2"/>
342 </pci>
343 <irq name="irq1" number="16">
344 <msi name="msi1">
345 <!--
346 There are two different interrupt types which devices may trigger:
347 legacy/PCI LSI IRQs and Message Signaled Interrupts (MSI). The
348 legacy/PCI LSI IRQ is specified by the number attribute of the 'irq'
349 element. For MSIs, each 'msi' element defines an MSI IRQ that may be
350 assigned to subjects. Each MSI may be individually routed.
351 -->
352 </msi>
353 <msi name="msi2"/>
354 <msi name="msi3"/>
355 <msi name="msi4"/>
356 <msi name="msi5"/>
357 <msi name="msi6"/>
358 <msi name="msi7"/>
359 <msi name="msi8"/>
360 </irq>
361 <memory caching="UC" name="mem1" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>
362 <memory caching="UC" name="mmconf" physicalAddress="16#f80a_0000#" size="16#1000#"/>
363 <reservedMemory ref="rmrr1"/>
364 </device>
365 <device name="communication_controller_1">
366 <description>Intel Corporation 7 Series/C216 Chipset Family MEI Controller #1</description>
367 <pci bus="16#00#" device="16#16#" function="0">
368 <identification classcode="16#0780#" deviceId="16#1e3a#" revisionId="16#04#" vendorId="16#8086#"
"/>
369 <iommuGroup id="3"/>
370 </pci>
371 <irq name="irq1" number="16">
372 <msi name="msi1"/>
373 </irq>
374 <memory caching="UC" name="mem1" physicalAddress="16#d253_5000#" size="16#1000#"/>
375 <memory caching="UC" name="mmconf" physicalAddress="16#f80b_0000#" size="16#1000#"/>
376 </device>
377 <device name="serial_controller_1">
378 <description>Intel Corporation 7 Series/C210 Series Chipset Family KT Controller</description>
379 <pci bus="16#00#" device="16#16#" function="3">
380 <identification classcode="16#0700#" deviceId="16#1e3d#" revisionId="16#04#" vendorId="16#8086#"
"/>
381 <iommuGroup id="3"/>
382 </pci>
383 <irq name="irq1" number="19">
384 <msi name="msi1"/>
385 </irq>
386 <memory caching="UC" name="mem1" physicalAddress="16#d253_c000#" size="16#1000#"/>
387 <memory caching="UC" name="mmconf" physicalAddress="16#f80b_3000#" size="16#1000#"/>
388 <ioport end="16#60b7#" name="ioport1" start="16#60b0#"/>
389 </device>
390 <device name="ethernet_controller_1">
391 <description>Intel Corporation 82579LM Gigabit Network Connection (Lewisville)</description>
392 <pci bus="16#00#" device="16#19#" function="0">
393 <identification classcode="16#0200#" deviceId="16#1502#" revisionId="16#04#" vendorId="16#8086#"
"/>
394 <iommuGroup id="4"/>
395 </pci>

```



```

397 <irq name="irq1" number="20">
    <msi name="msi1"/>
    </irq>
399 <memory caching="UC" name="mem1" physicalAddress="16#d250_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mem2" physicalAddress="16#d253_b000#" size="16#1000#"/>
401 <memory caching="UC" name="mmconf" physicalAddress="16#f80c_8000#" size="16#1000#"/>
    <ioPort end="16#609f#" name="ioport1" start="16#6080#"/>
403 </device>
<device name="usb_controller_2">
405 <description>Intel Corporation 7 Series/C216 Chipset Family USB Enhanced Host Controller #2</
description>
    <pci bus="16#00#" device="16#1a#" function="0">
407 <identification classcode="16#0c03#" deviceId="16#1e2d#" revisionId="16#04#" vendorId="16#8086#
"/>
        <iommuGroup id="5"/>
409 </pci>
        <irq name="irq1" number="16"/>
411 <memory caching="UC" name="mem1" physicalAddress="16#d253_a000#" size="16#1000#"/>
        <memory caching="UC" name="mmconf" physicalAddress="16#f80d_0000#" size="16#1000#"/>
413 <reservedMemory ref="rmrr1"/>
    </device>
415 <device name="audio_device_1">
    <description>Intel Corporation 7 Series/C216 Chipset Family High Definition Audio Controller</
description>
417 <pci bus="16#00#" device="16#1b#" function="0">
    <identification classcode="16#0403#" deviceId="16#1e20#" revisionId="16#04#" vendorId="16#8086#
"/>
419 <iommuGroup id="6"/>
    </pci>
421 <irq name="irq1" number="22">
    <msi name="msi1"/>
423 </irq>
    <memory caching="UC" name="mem1" physicalAddress="16#d253_0000#" size="16#4000#"/>
425 <memory caching="UC" name="mmconf" physicalAddress="16#f80d_8000#" size="16#1000#"/>
    </device>
427 <device name="usb_controller_3">
    <description>Intel Corporation 7 Series/C216 Chipset Family USB Enhanced Host Controller #1</
description>
429 <pci bus="16#00#" device="16#1d#" function="0">
    <identification classcode="16#0c03#" deviceId="16#1e26#" revisionId="16#04#" vendorId="16#8086#
"/>
431 <iommuGroup id="11"/>
    </pci>
433 <irq name="irq1" number="23"/>
    <memory caching="UC" name="mem1" physicalAddress="16#d253_9000#" size="16#1000#"/>
435 <memory caching="UC" name="mmconf" physicalAddress="16#f80e_8000#" size="16#1000#"/>
    <reservedMemory ref="rmrr1"/>
437 </device>
<device name="isa_bridge_1">
439 <description>Intel Corporation QM77 Express Chipset LPC Controller</description>
    <pci bus="16#00#" device="16#1f#" function="0">
441 <identification classcode="16#0601#" deviceId="16#1e55#" revisionId="16#04#" vendorId="16#8086#
"/>
    <iommuGroup id="12"/>
443 </pci>
    <memory caching="UC" name="mmconf" physicalAddress="16#f80f_8000#" size="16#1000#"/>
445 </device>
<device name="sata_controller_1">
447 <description>Intel Corporation 7 Series Chipset Family 6-port SATA Controller [AHCI mode]</
description>
    <pci bus="16#00#" device="16#1f#" function="2">
449 <identification classcode="16#0106#" deviceId="16#1e03#" revisionId="16#04#" vendorId="16#8086#
"/>
    <iommuGroup id="12"/>
451 </pci>
    <irq name="irq1" number="19">
453 <msi name="msi1"/>
    </irq>
455 <memory caching="UC" name="mem1" physicalAddress="16#d253_8000#" size="16#1000#"/>
    <memory caching="UC" name="mmconf" physicalAddress="16#f80f_a000#" size="16#1000#"/>
457 <ioPort end="16#60af#" name="ioport1" start="16#60a8#"/>
    <ioPort end="16#60bf#" name="ioport2" start="16#60bc#"/>
459 <ioPort end="16#60a7#" name="ioport3" start="16#60a0#"/>
    <ioPort end="16#60bb#" name="ioport4" start="16#60b8#"/>
461 <ioPort end="16#607f#" name="ioport5" start="16#6060#"/>
    </device>
463 <device name="smbus_1">
    <description>Intel Corporation 7 Series/C216 Chipset Family SMBus Controller</description>
465 <pci bus="16#00#" device="16#1f#" function="3">
    <identification classcode="16#0c05#" deviceId="16#1e22#" revisionId="16#04#" vendorId="16#8086#
"/>
467 <iommuGroup id="12"/>
    </pci>
469 <irq name="irq1" number="18"/>
    <memory caching="UC" name="mem1" physicalAddress="16#d253_4000#" size="16#1000#"/>
471 <memory caching="UC" name="mmconf" physicalAddress="16#f80f_b000#" size="16#1000#"/>
    <ioPort end="16#efbf#" name="ioport1" start="16#efa0#"/>

```

```

473 </device>
474 <device name="network_controller_1">
475 <description>Intel Corporation Centrino Advanced-N 6205 [Taylor Peak]</description>
476 <pci bus="16#03#" device="16#00#" function="0">
477 <identification classcode="16#0280#" deviceId="16#0085#" revisionId="16#34#" vendorId="16#8086#"
478 </identification classcode="16#0280#" deviceId="16#0085#" revisionId="16#34#" vendorId="16#8086#"
479 </pci>
480 <irq name="irq1" number="17">
481 <msi name="msi1"/>
482 </irq>
483 <memory caching="UC" name="mem1" physicalAddress="16#d1c0_0000#" size="16#2000#"/>
484 <memory caching="UC" name="mmconf" physicalAddress="16#f830_0000#" size="16#1000#"/>
485 </device>
486 <device name="system_peripheral_1">
487 <description>Ricoh Co Ltd PCIe SDXC/MMC Host Controller</description>
488 <pci bus="16#04#" device="16#00#" function="0">
489 <identification classcode="16#0880#" deviceId="16#e823#" revisionId="16#04#" vendorId="16#1180#"
490 </identification classcode="16#0880#" deviceId="16#e823#" revisionId="16#04#" vendorId="16#1180#"
491 </pci>
492 <irq name="irq1" number="18">
493 <msi name="msi1"/>
494 </irq>
495 <memory caching="UC" name="mem1" physicalAddress="16#d140_0000#" size="16#1000#"/>
496 <memory caching="UC" name="mmconf" physicalAddress="16#f840_0000#" size="16#1000#"/>
497 </device>
498 </devices>
499 </hardware>
500 <platform>
501 <!--
502 To enable an uniform view of the hardware resources across different
503 physical machines from the system integrators perspective, the platform
504 description layer is interposed between the hardware resource
505 description and the rest of the system policy. This allows to build a
506 Muen system for different physical target machines using the same system
507 policy.
508 -->
509 <mappings>
510 <!--
511 Platform device alias and class mappings section. Used to assign a
512 stable name to a hardware device or to group (multiple) devices under a
513 given name.
514 -->
515 <aliases>
516 <!--
517 Aliases are a renaming mechanism for physical hardware devices and their
518 resources. By using alias names in the system policy references to
519 concrete hardware resources can be avoided. Additionally, aliases may be
520 used to define a device which only contains a subset of the resources of
521 the physical device. This can be achieved by only renaming the resources
522 that the device alias should export.
523 -->
524 <alias name="serial_device_1" physical="serial_controller_1">
525 <resource name="ioport1" physical="ioport1"/>
526 </alias>
527 <alias name="nic_1" physical="ethernet_controller_1">
528 <resource name="irq1" physical="irq1">
529 <resource name="msi1" physical="msi1"/>
530 </resource>
531 <resource name="mem1" physical="mem1"/>
532 <resource name="mem2" physical="mem2"/>
533 </alias>
534 <alias name="storage_controller" physical="sata_controller_1"/>
535 <alias name="ahci_controller" physical="sata_controller_1">
536 <resource name="irq1" physical="irq1">
537 <resource name="msi1" physical="msi1"/>
538 </resource>
539 <resource name="ahci_registers" physical="mem1"/>
540 <resource name="mmconf" physical="mmconf"/>
541 </alias>
542 </aliases>
543 <classes>
544 <!--
545 The 'classes' element specifies a list of device classes.
546 -->
547 <class name="desktop_devices">
548 <!--
549 Device classes enable the grouping of devices and allow referencing all
550 devices by a single name. This simplifies the process of assigning
551 multiple devices to a subject.
552
553 Note: A device class may contain an arbitrary number of devices,
554 including zero.
555 -->
556 <device physical="audio_device_1"/>
557 <device physical="ethernet_controller_1"/>

```

```

559     <device physical="network_controller_1"/>
560     <device physical="sata_controller_1"/>
561     <device physical="system_peripheral_1"/>
562     </class>
563     <class name="additional_nics">
564         <device physical="network_controller_1"/>
565     </class>
566 </classes>
567 </mappings>
568 <kernelDiagnostics type="uart">
569     <!--
570     The debug build Muen SK can be instructed to output debugging
571     information during runtime. The platform diagnostics device specifies
572     which device the kernel is to use for this purpose.
573
574     The presence of this device and the necessary resources are checked by
575     the validator tool.
576 -->
577     <device physical="serial_controller_1">
578         <ioPort physical="ioport1"/>
579     </device>
580 </kernelDiagnostics>
581 </platform>
582 <memory>
583     <!--
584     This section declares all physical memory regions (RAM) and thus the
585     physical memory layout of the system. Regions declared in this section
586     can be assigned to subjects and device domains.
587
588     Memory regions are defined by the following attributes:
589
590     - Name
591
592     - Caching type
593
594     - Size
595
596     - Physical address\*
597
598     - Alignment\*
599
600     - Memory type\*
601
602     Attributes with an asterisk are optional. While alignment and memory
603     type are set to a default value if not specified, the physical address
604     is filled in by the allocator tool, which allocates all memory regions
605     and finalizes the physical memory layout.
606
607     Additionally, the content of a region can be declared as backed by a
608     file or filled with a pattern.
609
610     Note: The caching type is an attribute of the physical memory region by
611     design to avoid inconsistent typing, even though the Intel Page
612     Attribute Table (PAT) mechanism allows to set it for each memory
613     mapping, see Intel SDM Vol. 3A, "11.12.4 Programming the PAT".
614 -->
615 <memory caching="WB" name="control_example" size="16#1000#">
616     <fill pattern="16#00#">
617         <!--
618         The 'fill' element designates a memory region which is initialized with
619         the given pattern.
620         -->
621     </fill>
622     <hash value="none"/>
623 </memory>
624 <memory caching="WB" name="control_sm_1" size="16#1000#">
625     <fill pattern="16#00#">
626     <hash value="none"/>
627 </memory>
628 <memory caching="WB" name="control_sm_2" size="16#1000#">
629     <fill pattern="16#ff#">
630     <hash value="none"/>
631 </memory>
632 <memory caching="WB" name="control_time" size="16#1000#">
633     <fill pattern="16#ff#">
634     <hash value="none"/>
635 </memory>
636 <memory caching="WB" name="control_linux_1" size="16#1000#">
637     <fill pattern="16#ff#">
638     <hash value="none"/>
639 </memory>
640 <memory caching="WB" name="status_example" size="16#1000#">
641     <hash value="none"/>
642 </memory>
643 <memory caching="WB" name="status_sm_1" size="16#1000#">
644     <hash value="none"/>
645 </memory>

```

```

645 <memory caching="WB" name="status_sm_2" size="16#1000#">
646 <fill pattern="16#00#"/>
647 <hash value="none"/>
648 </memory>
649 <memory caching="WB" name="status_time" size="16#1000#">
650 <fill pattern="16#00#"/>
651 <hash value="none"/>
652 </memory>
653 <memory caching="WB" name="status_linux_1" size="16#1000#">
654 <fill pattern="16#00#"/>
655 <hash value="none"/>
656 </memory>
657 <memory caching="WB" name="slot_control_1" size="16#1000#">
658 <fill pattern="16#00#"/>
659 </memory>
660 <memory caching="WB" name="initramfs" size="16#00e0_0000#" type="subject_initrd">
661 <file filename="initramfs.cpio.gz" offset="none">
662 <!--
663 The 'file' child element designates a file-backed memory region.
664
665 The 'filename' attribute specifies the name of the file to use as
666 content for the physical memory region, the 'offset' attribute is 'none'
667 by default but can be customized to include a partial file.
668 -->
669 </file>
670 </memory>
671 <memory caching="WB" name="nic_linux|ram" size="16#1000_0000#"/>
672 <memory caching="WB" name="nic_linux|lowmem" size="16#0008_0000#"/>
673 <memory caching="WB" name="storage_linux|ram" size="16#1000_0000#"/>
674 <memory caching="WB" name="storage_linux|lowmem" size="16#0008_0000#"/>
675 <memory caching="UC" name="crash_audit" physicalAddress="16#0001_0000_0000#" size="16#1000#" type=
676 "subject_crash_audit"/>
677 </memory>
678 <deviceDomains>
679 <!--
680 The physical memory accessible by PCI devices is specified by so called
681 device domains. Such domains define memory mappings of physical memory
682 regions for one or multiple devices. Device references select a subset
683 of hardware devices provided by the hardware/platform. Devices may be
684 referenced by device name, alias or device class.
685
686 Device references can optionally set the 'mapReservedMemory' attribute
687 so RMRR regions referenced by the device are also mapped into the device
688 domain.
689
690 Device domains are isolated from each other by the use of Intel VT-d.
691 -->
692 <domain name="nic_domain">
693 <memory>
694 <memory executable="false" logical="dma1" physical="nic_linux|lowmem" virtualAddress="16#0002
695 _0000#" writable="true">
696 <!--
697 A 'memory' element maps a physical memory region into the address space
698 of a device domain or subject entity. The region will be accessible to
699 the entity at the specified 'virtualAddress' with permissions defined by
700 the 'executable' and 'writable' attributes.
701 -->
702 </memory>
703 <memory executable="false" logical="dma2" physical="nic_linux|ram" virtualAddress="16#0100_0000#
704 " writable="true"/>
705 </memory>
706 <devices>
707 <device logical="first_nic" physical="ethernet_controller_1"/>
708 <device logical="additional_nics" physical="additional_nics"/>
709 </devices>
710 </domain>
711 <domain name="storage_domain">
712 <memory>
713 <memory executable="false" logical="dma1" physical="storage_linux|lowmem" virtualAddress="
714 16#0002_0000#" writable="true"/>
715 <memory executable="false" logical="dma2" physical="storage_linux|ram" virtualAddress="16#0100
716 _0000#" writable="true"/>
717 </memory>
718 <devices>
719 <device logical="storage_controller" physical="storage_controller"/>
720 <device logical="xhci" physical="usb_controller_1"/>
721 </devices>
722 </domain>
723 </deviceDomains>
724 <events>
725 <!--
726 Events are an activity caused by a subject (source) that impacts a
727 second subject (target) or is directed at the kernel. Events are
728 declared globally and have a unique name to be unambiguous. An event
729 must have a single source and one target.
730
731 Subjects can use events to either deliver an interrupt, hand over

```

```

727 execution to or reset the state of a target subject. The first kind of
729 event provides a basic notification mechanism and enables the
implementation of event-driven services. The second type facilitates
731 suspension of execution of the source subject and switching to the
target. Such a construct is used to pass the thread of execution on to a
733 different subject, e.g. invocation of a debugger subject if an error
occurs in the source subject. The third kind is used to facilitate the
735 restart of subjects.

737 An event can also have the same source and target, which is called
*self* event. Such events are useful to implement para-virtualized
timers in VM subjects for example.

739 Kernel events are special in that they are targeted at the kernel. The
741 currently supported events are system reboot and shutdown.
-->
743 <event mode="switch" name="resume_linux_1">
<!--
745 The `eventType` specifies an event by name and mode.

747 The following event modes are currently supported:

749 - `asap`
The asap event is an abstraction to state that the event should be
751 delivered as soon as possible, depending on the CPU of the target
subject. If the target runs on another CPU core, this mode is
753 expanded to mode *ipi*, which is only available in policy formats A
and B, instructing the kernel to preempt the kernel running the
755 target subject and inject the event immediately. If the target
subject runs on the same core as the source subject, the mode is
757 expanded to mode *async*.

759 - `async`
Async events trigger no preemption at the target subject. The event
761 is marked as pending in the target subjects pending event table and
inserted on the next VM exit/entry cycle of the target subject.

763 - `self`
An event can also have the same source and target, which is called a
765 self event. Such events are useful to implement para-virtualized
timers in VM subjects for example. A subject sends itself a delayed
767 event, using the timed event mechanism. Note that a self event must
always have a target action assigned, which is checked by the
769 validator.

771 - `switch`
The switch mode facilitates suspension of execution of the source
773 subject and switching to the target. This can only happen between
subjects running on the same core. Such a construct is used to pass
775 the thread of execution on to a different subject, e.g. invocation
of a debugger subject if an error occurs in the source subject.

777 - `kernel`
These kinds of events are directed at the kernel and thus only
779 specify a source since the target is the kernel. They are used to
enable specific subjects to unmask level-triggered IRQs and trigger
781 a system reboot, poweroff or explicit panic (crash audit slot
allocation and reboot).
783 -->
</event>
785 <event mode="switch" name="resume_linux_2"/>
<event mode="switch" name="trap_to_sm_1"/>
787 <event mode="switch" name="trap_to_sm_2"/>
789 <event mode="switch" name="load_linux_1"/>
<event mode="switch" name="start_linux_1"/>
791 <event mode="switch" name="reset_linux_1"/>
<event mode="switch" name="reset_linux_2"/>
793 <event mode="async" name="reset_sm_1"/>
<event mode="async" name="reset_slot_1"/>
795 <event mode="async" name="serial_irq4_linux_1"/>
<event mode="async" name="serial_irq4_linux_2"/>
797 <event mode="self" name="timer_linux_1"/>
<event mode="self" name="timer_linux_2"/>
799 <event mode="self" name="reboot_linux_1"/>
<event mode="kernel" name="system_reboot"/>
801 <event mode="kernel" name="system_poweroff"/>
<event mode="kernel" name="system_panic"/>
803 <event mode="switch" name="example_yield"/>
<event mode="self" name="example_self"/>
805 </events>
<channels>
807 <!--
809 Inter-subject communication is specified by so called channels. These
channels represent directed information flows since they have a single
811 writer and possibly multiple readers. Optionally a channel can have an
associated notification event (doorbell interrupt).
813

```

```

815 Channels are declared globally and have an unique name to be
      unambiguous.
817 Note that channels are a policy source format abstraction. The toolchain
      resolves this concept into memory regions and events as well as the
819 appropriate subject mappings.
      -->
821 <channel hasEvent="asap" name="input_events" size="16#1000#">
      <!--
823 The 'channel' element declares a physical channel.
825 Besides the 'name' and 'size' of the channel, the optional 'hasEvent'
      attribute can be set to declare that the given channel requests an
827 associated event. The expander tool will then automatically create a
      global event of the requested event type.
829 -->
      </channel>
831 <channel hasEvent="asap" name="virtual_input_1" size="16#1000#">
      <channel hasEvent="asap" name="virtual_input_2" size="16#1000#">
833 <channel hasEvent="asap" name="virtual_console_1" size="16#0001_0000#">
      <channel hasEvent="asap" name="virtual_console_2" size="16#0001_0000#">
835 <channel name="time_info" size="16#1000#">
      <channel name="debuglog_subject1" size="16#0002_0000#">
837 <channel name="debuglog_subject2" size="16#0002_0000#">
      <channel name="debuglog_subject3" size="16#0002_0000#">
839 <channel name="debuglog_subject4" size="16#0002_0000#">
      <channel name="debuglog_subject5" size="16#0002_0000#">
841 <channel name="debuglog_subject6" size="16#0002_0000#">
      <channel name="debuglog_subject7" size="16#0002_0000#">
843 <channel hasEvent="switch" name="nic_dm_request" size="16#1000#">
      <channel hasEvent="switch" name="nic_dm_response" size="16#1000#">
845 <channel hasEvent="switch" name="storage_dm_request" size="16#1000#">
      <channel hasEvent="switch" name="storage_dm_response" size="16#1000#">
847 <channel name="debuglog_controller" size="16#0002_0000#">
      <channel name="testchannel_1" size="16#1000#">
849 <channel name="testchannel_2" size="16#1000#">
      <channel name="testchannel_3" size="16#0010_0000#">
851 <channel name="testchannel_4" size="16#0010_0000#">
      <channel name="debuglog_example" size="16#0002_0000#">
853 <channel hasEvent="switch" name="example_request" size="16#1000#">
      <channel hasEvent="switch" name="example_response" size="16#1000#">
855 </channels>
      <components>
857 <!--
      The 'components' element holds a list of components and component
859 libraries.
861 Note that components are a policy source format abstraction. The
      toolchain resolves this concept into subjects by adding the appropriate
863 memory regions, events and devices.
      -->
865 <library name="libmutime">
      <!--
867 A component library is a specialized component specification which is
      used to share common resources required for library code to operate.
869 Component libraries can be included by multiple components in order to
      share functionality. An example is a logging service provided by a
871 dedicated component, whereas the logging client is provided as a library
      with a shared memory channel for the actual log messages.
873
      A component specification declares library dependencies to request the
875 library resources from the system through the inclusion of the library
      specification in the 'depends' section. This way components inherit the
877 resources of libraries.
879
      On the source code level, a library is included by mechanisms provided
      by the respective programming language. Note that the component library
881 code is *not* shared between components but lives in the isolated
      execution environment of a subject instantiating the component (i.e.
883 statically linked libraries).
885
      Libraries can request the same resources as ordinary components. A
      subject instantiating the component must also map the resources
887 requested by libraries the component depends on.
      -->
889 <requires>
      <channels>
891 <!--
      Components and libraries use the 'channels' sub-section of 'requires' to
893 specify expected communication channels.
      -->
895 <reader logical="time_info" size="16#1000#" virtualAddress="16#000f_ffd0_0000#">
      <!--
897 The 'reader' element requests a read-only channel of the specified size,
      address and optional notification vector.
899 -->
      </reader>

```

```

901     </channels>
902   </requires>
903 </library>
904 <library name="libmudebuglog">
905   <config>
906     <string name="logchannel_size" value="16#0002_0000#" />
907   </config>
908   <requires>
909     <channels>
910       <writer logical="debuglog" size="16#0002_0000#" virtualAddress="16#000f_fff0_0000#">
911         <!--
912           The 'writer' element requests a channel with write permissions of the
913             specified size, address and optional notification event number.
914         -->
915       </writer>
916     </channels>
917   </requires>
918 </library>
919 <library name="libmudm">
920   <requires>
921     <channels>
922       <writer event="8" logical="dm_pciconf_req" size="16#1000#" virtualAddress="16#2000_0000#" />
923       <reader logical="dm_pciconf_res" size="16#1000#" virtualAddress="16#2000_1000#" />
924     </channels>
925   </requires>
926 </library>
927 <library name="libmuunit">
928   <depends>
929     <library ref="libmucontrol" />
930   </depends>
931 </library>
932 <library name="muunit">
933   <depends>
934     <library ref="libmuunit" />
935   </depends>
936   <requires>
937     <vcpu>
938       <!--
939         The 'vcpu' element controls the execution behavior of the virtual CPU
940         (vCPU). A default vCPU profile is selected by the component profile, but
941         CPU execution settings can be customized both at component and subject
942         level.
943       -->
944     <registers>
945       <gpr>
946         <rip>16#0010_0000#</rip>
947       </gpr>
948     </registers>
949   </vcpu>
950 </requires>
951   <provides>
952     <memory executable="true" logical="muunit" size="16#9000#" type="subject_binary" virtualAddress="
953       16#0010_0000#" writable="false">
954       <file filename="muunit" offset="none" />
955     </memory>
956   </provides>
957 </library>
958 <library name="libxhcidbg">
959   <requires>
960     <memory>
961       <!--
962         In this section, components can specify expected memory mappings with
963         given access rights and region size.
964       -->
965     <memory executable="false" logical="xhci_dma" size="16#0004_1000#" virtualAddress="16#0100_0000
966       #" writable="true">
967       <!--
968         The 'memory' element requests a memory region with the specified 'size'
969         and permissions from the system. The region is expected to be placed at
970         the address given via the 'virtualAddress' attribute.
971       -->
972     </memory>
973   </memory>
974   <devices>
975     <device logical="xhci">
976       <memory executable="false" logical="xhci_registers" size="16#0001_0000#" virtualAddress="16#
977         e000_0000#" writable="true" />
978     </device>
979   </devices>
980 </requires>
981 </library>
982 <library name="libmucontrol">
983   <requires>
984     <memory>
985       <memory executable="false" logical="control" size="16#1000#" virtualAddress="16#000f_ffff_3000#
986         " writable="false" />

```

```

983     <memory executable="false" logical="status" size="16#1000#" virtualAddress="16#000f_ffff_2000#"
writable="true"/>
984   </memory>
985 </requires>
986 </library>
987 <component name="ps2_drv" profile="native">
988   <!--
989     A component is a piece of software which shall be executed by the SK.
Components represent the building blocks of a component-based system and
991     can be regarded as templates for executable entities instantiated by
subjects.
992
993     The specification of a component declares the *binary program* by means
of (file-backed memory) regions. It also specifies the components view
995     of the expected execution environment. A component may request the
following resources from the system:
996
997     - Logical channels
998
999     - Logical memory regions
1000
1001     - Logical devices
1002
1003     - Logical events
1004
1005     Components are identified by name and specify a profile. The profile
controls the settings of the virtual CPU (vCPU).
1006   -->
1007   <depends>
1008     <!--
1009     Components and libraries are allowed to declare dependencies to other
libraries. All resources required by the included library are merged
1011     with the ones specified by the component or library. Libraries can
depend on other libraries.
1012
1013     A subject realizing this component must correctly map all component and
library resource requirements to physical resources in order to fulfill
1015     the expectations.
1016   -->
1017   <library ref="libmudebuglog"/>
1018 </depends>
1019 <requires>
1020   <vcpu>
1021     <registers>
1022       <gpr>
1023         <rip>16#0020_0000#</rip>
1024       </gpr>
1025     </registers>
1026   </vcpu>
1027   <channels>
1028     <writer event="1" logical="input_events" size="16#1000#" virtualAddress="16#0005_0000#"/>
1029   </channels>
1030   <devices>
1031     <!--
1032     The 'devices' sub-section of the 'requires' section is used to specify
expected devices with their associated resources.
1033   -->
1034   <device logical="ps2">
1035     <!--
1036     A 'device' element specifies an expected logical device with its
resources. Possible resources are 'irq', 'memory' and 'ioPort'.
1037   -->
1038     <irq logical="kbd_irq" vector="49">
1039       <!--
1040       An 'irq' element of a logical device reference requests an IRQ with
given number from the system policy. The specified number will be
1042       injected when the device requires attention for the associated logical
function.
1043     -->
1044     </irq>
1045     <irq logical="mouse_irq" vector="60"/>
1046     <ioPort end="16#0060#" logical="port_60" start="16#0060#">
1047       <!--
1048       The 'ioPort' element requests a device I/O port resource with given
range 'start .. end' from the system.
1049     -->
1050     </ioPort>
1051     <ioPort end="16#0064#" logical="port_64" start="16#0064#">
1052   </device>
1053 </devices>
1054 </requires>
1055 <provides>
1056   <!--
1057   Components usually come in the form of an executable file. To this end,
the 'provides' section specifies the memory regions of the component
1059   binary executable with their content.
1060 -->

```



```

1069 From a security perspective, it is often desirable to provide the
1071 different binary section as separate memory regions with the appropriate
      access rights, i.e. only the text section is executable, rodata is not
1073 writable and so on.
      Memory specified in this sections are expanded to mapped physical
1075 regions for each subject that instantiates this component.
      Note: the Muchinsplit tool can be used to extract these section from an
1077 ELF binary into separate files and automatically add the corresponding
1079 memory elements to the component specification.
-->
1081 <memory executable="true" logical="text" size="16#3000#" type="subject_binary" virtualAddress="
16#0020_0000#" writable="false">
<!--
1083 A 'memory' element in the 'provides' section declares memory region
      provided by the component. Mostly used to provide (a part) of the
1085 component binary.
-->
1087 <file filename="ps2_drv_text" offset="none"/>
<hash value="16#844431db86ff4090e65de03f3dc5c0f7f03f5905a227aa6636a688b7e07bf872#"/>
1089 </memory>
<memory executable="false" logical="rodata" size="16#1000#" type="subject_binary" virtualAddress
="16#0020_5000#" writable="false">
1091 <file filename="ps2_drv_rodata" offset="none"/>
<hash value="16#232bd0e2a4f9b4f51ebe60d6617513b5db259105824a15d4e42ef5a63561f307#"/>
1093 </memory>
<memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress="
16#0020_6000#" writable="true">
1095 <file filename="ps2_drv_data" offset="none"/>
<hash value="16#7bc0583376e16a39fa960b38b9c2467bb4130639f85da34b52dfe34e0453ae65#"/>
1097 </memory>
<memory executable="false" logical="bss" size="16#2000#" type="subject_binary" virtualAddress="
16#0020_3000#" writable="true">
1099 <fill pattern="16#00#"/>
</memory>
1101 <memory executable="false" logical="stack" size="16#4000#" type="subject_binary" virtualAddress=
"16#1000#" writable="true">
<fill pattern="16#00#"/>
1103 </memory>
</provides>
1105 </component>
<component name="vt" profile="native">
1107 <depends>
<library ref="libmudebuglog"/>
1109 </depends>
<requires>
1111 <vcpu>
<registers>
1113 <gpr>
<rip>16#0020_0000#</rip>
1115 </gpr>
</registers>
1117 </vcpu>
<memory>
1119 <memory executable="false" logical="slot_control_1" size="16#1000#" virtualAddress="16#0007
_0000#" writable="true"/>
</memory>
1121 <channels>
<array elementSize="16#0001_0000#" logical="console" vectorBase="34" virtualAddressBase="
16#0010_0000#">
1123 <!--
      The channel array abstraction simplifies the declaration of consecutive
1125 channel mappings with a given base address, channel size and optional
      event/vector bases. The child elements declare the number of expected
1127 channels and either the 'reader' or 'writer' role.
-->
1129 <reader logical="NIC Linux">
<!--
1131 Array entries specify the number of array elements and assign a logical
      name to each element.
-->
1133 </reader>
<reader logical="Storage Linux"/>
1135 </array>
<array elementSize="16#1000#" eventBase="1" logical="input_devices" virtualAddressBase="16#0005
_0000#">
1137 <writer logical="input_device_1"/>
<writer logical="input_device_2"/>
1139 </array>
<reader logical="input_events" size="16#1000#" vector="48" virtualAddress="16#0006_0000#"/>
1141 </channels>
<devices>
1143 <device logical="vga">
<memory executable="false" logical="buffer" size="16#0002_0000#" virtualAddress="16#000a_0000#
" writable="true"/>
1145 <ioport end="16#03df#" logical="ports" start="16#03c0#"/>

```

```

1147 </device>
1148 </devices>
1149 <events>
1150 <!--
1151 The 'events' sub-section of the 'requires' section is used to specify
1152 expected events with optional event actions.
1153
1154 A component can specify both source as well as target events.
1155 -->
1156 <source>
1157 <event id="30" logical="shutdown">
1158 <system_poweroff>
1159 <!--
1160 An example of a source event action directed at the kernel. If this
1161 event is triggered by the associated subject, the system will power
1162 off.
1163 -->
1164 </system_poweroff>
1165 </event>
1166 <event id="31" logical="reboot">
1167 <system_reboot/>
1168 </event>
1169 </source>
1170 </events>
1171 </requires>
1172 <provides>
1173 <memory executable="true" logical="text" size="16#a000#" type="subject_binary" virtualAddress="
1174 16#0020_0000#" writable="false">
1175 <file filename="vt_text" offset="none"/>
1176 <hash value="16#49737e6dbd00e6e3e6bfae08b4141b9d0013f6bfd7d24d76a1d59e0098858ee4#"/>
1177 </memory>
1178 <memory executable="false" logical="rodata" size="16#4000#" type="subject_binary" virtualAddress
1179 ="16#0020_c000#" writable="false">
1180 <file filename="vt_rodata" offset="none"/>
1181 <hash value="16#4b1afd922d1241c304d116368dc62e4a45073e231135fd0d2f182879ced11d4b#"/>
1182 </memory>
1183 <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress="
1184 16#0021_0000#" writable="true">
1185 <file filename="vt_data" offset="none"/>
1186 <hash value="16#e522c0bf5552ca79bf7c140ea79b4b4c757fa9274e30685707f1384453f55e55#"/>
1187 </memory>
1188 <memory executable="false" logical="bss" size="16#2000#" type="subject_binary" virtualAddress="
1189 16#0020_a000#" writable="true">
1190 <fill pattern="16#00#"/>
1191 </memory>
1192 <memory executable="false" logical="stack" size="16#4000#" type="subject_binary" virtualAddress=
1193 "16#1000#" writable="true">
1194 <fill pattern="16#00#"/>
1195 </memory>
1196 </provides>
1197 </component>
1198 <component name="isolation_tests_monitor" profile="native">
1199 <requires>
1200 <vcpu>
1201 <registers>
1202 <gpr>
1203 <rip>16#0020_0000#</rip>
1204 </gpr>
1205 </registers>
1206 </vcpu>
1207 <memory>
1208 <memory executable="false" logical="result_state" size="16#1000#" virtualAddress="16#0100_0000#
1209 " writable="true"/>
1210 </memory>
1211 <events>
1212 <source>
1213 <event id="1" logical="resume_tests"/>
1214 </source>
1215 <target>
1216 <event logical="trap_to_monitor"/>
1217 </target>
1218 </events>
1219 </requires>
1220 <provides>
1221 <memory executable="true" logical="text" size="16#1000#" type="subject_binary" virtualAddress="
1222 16#0020_0000#" writable="false">
1223 <file filename="isolation_tests_monitor_text" offset="none"/>
1224 <hash value="16#c23ef1624f62adf30405412be62beb5f4c161f861e8dd506ccd120c8296f3240#"/>
1225 </memory>
1226 <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary" virtualAddress
1227 ="16#0020_1000#" writable="false">
1228 <file filename="isolation_tests_monitor_rodata" offset="none"/>
1229 <hash value="16#dd605fb441991ff03476a906d81d12420eeeb511a501874bdca0a761a311657#"/>
1230 </memory>
1231 <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress="
1232 16#0020_2000#" writable="true">
1233 <file filename="isolation_tests_monitor_data" offset="none"/>

```

```

1225     <hash value="16#ad7facb2586fc6e966c004d7d1d16b024f5805ff7cb47c7a85dabd8b48892ca7#"/>
1226     </memory>
1227     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary" virtualAddress=
1228     "16#1000#" writable="true">
1229         <fill pattern="16#00#"/>
1230     </memory>
1231 </provides>
1232 </component>
1233 <component name="linux" profile="linux">
1234     <requires>
1235         <memory>
1236             <memory executable="true" logical="lowmem" size="16#0008_0000#" virtualAddress="16#0002_0000#"
1237             writable="true"/>
1238             <memory executable="true" logical="ram" size="16#1000_0000#" virtualAddress="16#0100_0000#"
1239             writable="true"/>
1240         </memory>
1241     </requires>
1242     <provides>
1243         <memory executable="true" logical="binary" size="16#005a_8000#" type="subject_binary"
1244         virtualAddress="16#0040_0000#" writable="true">
1245             <file filename="bzImage" offset="none"/>
1246         </memory>
1247         <memory executable="false" logical="modules_initramfs" size="16#0001_5000#" type="subject_initrd
1248         " virtualAddress="16#90e0_0000#" writable="false">
1249             <file filename="modules_initramfs.cpio.gz" offset="none"/>
1250         </memory>
1251     </provides>
1252 </component>
1253 <component name="isolation_tests" profile="native">
1254     <config>
1255         <!--
1256         Components may declare their own configuration values in the config
1257         section. Just like global system config values, these can also be
1258         used in '<if>' expressions and XML attribute value expansion.
1259         -->
1260         <integer name="log_entry_max" value="128"/>
1261         <integer name="log_buffer_size" value="65535"/>
1262     </config>
1263     <depends>
1264         <library ref="libmdebuglog"/>
1265     </depends>
1266     <requires>
1267         <vcpu>
1268             <msrs>
1269                 <msr end="16#0174#" mode="r" start="16#0174#"/>
1270             </msrs>
1271             <registers>
1272                 <gpr>
1273                     <rip>16#0020_0000#</rip>
1274                 </gpr>
1275             </registers>
1276         </vcpu>
1277         <memory>
1278             <memory executable="false" logical="read_only" size="16#1000#" virtualAddress="16#1000_0000#"
1279             writable="false"/>
1280             <memory executable="false" logical="result_state" size="16#1000#" virtualAddress="16#0100
1281             _0000#" writable="true"/>
1282         </memory>
1283         <events>
1284             <target>
1285                 <event logical="resume_tests"/>
1286             </target>
1287         </events>
1288     </requires>
1289     <provides>
1290         <memory executable="true" logical="text" size="16#7000#" type="subject_binary" virtualAddress=
1291         "16#0020_0000#" writable="false">
1292             <file filename="isolation_tests_text" offset="none"/>
1293             <hash value="16#3c90a6ca9e1e6f8e3c9138ace1e474efe523532cead4c06615262b1fa5b11ce4#"/>
1294         </memory>
1295         <memory executable="false" logical="rodata" size="16#2000#" type="subject_binary"
1296         virtualAddress="16#0021_8000#" writable="false">
1297             <file filename="isolation_tests_rodata" offset="none"/>
1298             <hash value="16#8d2c91c6b63eb8a5bcb54e839b115759669302baf58962ae29583305653c975#"/>
1299         </memory>
1300         <memory executable="false" logical="data" size="16#b000#" type="subject_binary" virtualAddress
1301         = "16#0021_a000#" writable="true">
1302             <file filename="isolation_tests_data" offset="none"/>
1303             <hash value="16#731b8abc3033235953e353ac5e0d68f1611e9739edb0e1ef274a0403ce883bef#"/>
1304         </memory>
1305         <memory executable="false" logical="bss" size="16#0001_1000#" type="subject_binary"
1306         virtualAddress="16#0020_7000#" writable="true">
1307             <fill pattern="16#00#"/>
1308         </memory>
1309         <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
1310         virtualAddress="16#1000#" writable="true">
1311             <fill pattern="16#00#"/>

```

```

1301     </memory>
1302     </provides>
1303 </component>
1304 <component name="dbgserver" profile="native">
1305     <config>
1306         <boolean name="default_channel_enabled_state" value="true"/>
1307         <boolean name="sink_pcspr" value="false"/>
1308         <boolean name="sink_shmem" value="false"/>
1309         <boolean name="sink_serial" value="true"/>
1310         <boolean name="sink_xhcidbg" value="false"/>
1311         <boolean name="hsuart_enabled" value="false"/>
1312         <string name="debugconsole_port_start" value="16#60b0#"/>
1313         <string name="debugconsole_port_end" value="16#60b7#"/>
1314         <string name="logchannel_size" value="16#0002_0000#"/>
1315         <!-- CSV list of channel names that are enabled irrespective of the default. -->
1316         <string name="enabled_channels_override" value=""/>
1317     </config>
1318     <requires>
1319         <vcpu>
1320             <registers>
1321                 <gpr>
1322                     <rip>16#0020_0000#</rip>
1323                 </gpr>
1324             </registers>
1325         </vcpu>
1326         <memory>
1327             <memory executable="false" logical="crash_audit" size="16#1000#" virtualAddress="16#1000_0000
1328             #" writable="false"/>
1329         </memory>
1330         <channels>
1331             <array elementSize="16#0002_0000#" logical="log_channels" virtualAddressBase="16#a000_0000#">
1332                 <reader logical="log_channel1"/>
1333                 <reader logical="log_channel2"/>
1334                 <reader logical="log_channel3"/>
1335                 <reader logical="log_channel4"/>
1336                 <reader logical="log_channel5"/>
1337                 <reader logical="log_channel_example"/>
1338                 <reader logical="log_channel_6"/>
1339                 <reader logical="log_channel7"/>
1340                 <reader logical="log_channel8"/>
1341             </array>
1342         </channels>
1343         <devices>
1344             <device logical="debugconsole">
1345                 <ioPort end="16#60b7#" logical="port" start="16#60b0#"/>
1346             </device>
1347         </devices>
1348         <events>
1349             <source>
1350                 <event id="30" logical="shutdown">
1351                     <system_poweroff/>
1352                 </event>
1353                 <event id="31" logical="reboot">
1354                     <system_reboot/>
1355                 </event>
1356             </source>
1357         </events>
1358     </requires>
1359     <provides>
1360         <memory executable="true" logical="text" size="16#a000#" type="subject_binary" virtualAddress=
1361         "16#0020_0000#" writable="false">
1362             <file filename="dbgserver_text" offset="none"/>
1363             <hash value="16#60c26b68a7e0192e970189a64191630690458a901d81660e6b71a38dab547a5b#"/>
1364         </memory>
1365         <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
1366         virtualAddress="16#0021_8000#" writable="false">
1367             <file filename="dbgserver_rodata" offset="none"/>
1368             <hash value="16#f5ad233b4e8da945aa5fc73c256f2a5bfb904c1b6b6d4b6dd277052cd0513c62#"/>
1369         </memory>
1370         <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
1371         ="16#0021_9000#" writable="true">
1372             <file filename="dbgserver_data" offset="none"/>
1373             <hash value="16#0f34e786f747c7d50777202a76bf0015016d64ca7dc2583a68aa301e32d0b632#"/>
1374         </memory>
1375         <memory executable="false" logical="bss" size="16#e000#" type="subject_binary" virtualAddress=
1376         "16#0020_a000#" writable="true">
1377             <fill pattern="16#00#"/>
1378         </memory>
1379         <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
1380         virtualAddress="16#1000#" writable="true">
1381             <fill pattern="16#00#"/>
1382         </memory>
1383     </provides>
1384 </component>
1385 <component name="ahci_drv" profile="native">
1386     <depends>
1387         <library ref="libmdebuglog"/>

```

```

1381     </depends>
1382     <requires>
1383     <vcpu>
1384         <registers>
1385             <gpr>
1386                 <rip>16#0020_0000#</rip>
1387             </gpr>
1388         </registers>
1389     </vcpu>
1390     <memory>
1391         <!-- for 32 ports 16#c000# bytes are needed for descriptor tables + 16K for device init -->
1392         <memory executable="false" logical="dma_region" size="16#0001_0000#" virtualAddress="16#
a000_0000#" writable="true"/>
1393         <array elementSize="16#0100_0000#" executable="false" logical="blockdev_shm"
virtualAddressBase="16#a100_0000#" writable="true">
1394             <memory logical="blockdev_shm1"/>
1395             <memory logical="blockdev_shm2"/>
1396         </array>
1397     </memory>
1398     <channels>
1399         <array elementSize="16#0000_8000#" logical="blockdev_request" vectorBase="50"
virtualAddressBase="16#0200_0000#">
1400             <reader logical="blockdev_request1"/>
1401             <reader logical="blockdev_request2"/>
1402         </array>
1403         <array elementSize="16#0000_4000#" eventBase="40" logical="blockdev_response"
virtualAddressBase="16#0300_0000#">
1404             <writer logical="blockdev_response1"/>
1405             <writer logical="blockdev_response2"/>
1406         </array>
1407     </channels>
1408     <devices>
1409         <device logical="ahci_controller">
1410             <irq logical="irq" vector="48"/>
1411             <memory executable="false" logical="ahci_registers" size="16#1000#" virtualAddress="16#
e000_0000#" writable="true"/>
1412             <memory executable="false" logical="mmconf" size="16#1000#" virtualAddress="16#f800_8000#"
writable="true"/>
1413         </device>
1414     </devices>
1415 </requires>
1416 <provides>
1417     <memory executable="true" logical="text" size="16#9000#" type="subject_binary" virtualAddress=
"16#0020_0000#" writable="false">
1418         <file filename="ahci_drv_text" offset="none"/>
1419         <hash value="16#cb5fe9ea6b738af3b90aalad0dd189d54da430e86922bf306a7ecb7139c07026d#" />
1420     </memory>
1421     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
virtualAddress="16#0020_c000#" writable="false">
1422         <file filename="ahci_drv_rodata" offset="none"/>
1423         <hash value="16#3001ba235caf63cd06d9bedfabe0b80add4be287cc55e1275bdcbcc3f5edbf8#" />
1424     </memory>
1425     <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
="16#0020_d000#" writable="true">
1426         <file filename="ahci_drv_data" offset="none"/>
1427         <hash value="16#1cb2148aef42e097dad59630d8940dce44f8b351f88fcfac9ded03d0a2a831b1#" />
1428     </memory>
1429     <memory executable="false" logical="bss" size="16#3000#" type="subject_binary" virtualAddress=
"16#0020_9000#" writable="true">
1430         <fill pattern="16#00#" />
1431     </memory>
1432     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
virtualAddress="16#1000#" writable="true">
1433         <fill pattern="16#00#" />
1434     </memory>
1435 </provides>
1436 </component>
1437 <component name="dm" profile="native">
1438     <depends>
1439         <library ref="libmdebuglog"/>
1440     </depends>
1441     <requires>
1442     <vcpu>
1443         <registers>
1444             <gpr>
1445                 <rip>16#0020_0000#</rip>
1446             </gpr>
1447         </registers>
1448     </vcpu>
1449     <channels>
1450         <reader logical="request" size="16#1000#" virtualAddress="16#0010_0000#" />
1451         <writer event="9" logical="response" size="16#1000#" virtualAddress="16#0010_1000#" />
1452     </channels>
1453 </requires>
1454 <provides>
1455     <memory executable="true" logical="text" size="16#4000#" type="subject_binary" virtualAddress=
"16#0020_0000#" writable="false">

```

```

1457     <file filename="dm_text" offset="none"/>
1458     <hash value="16#4c4abfbdaa02fbdda0a93d9379ad2b910671da7b5808aca012664f3d6e3e06ac#"/>
1459     </memory>
1460     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
virtualAddress="16#0020_5000#" writable="false">
1461     <file filename="dm_rodata" offset="none"/>
1462     <hash value="16#16618d141be7aa0818730c944df3146b185b467f39c1a2163074c4af1d3e8894#"/>
1463     </memory>
1464     <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
="16#0020_6000#" writable="true">
1465     <file filename="dm_data" offset="none"/>
1466     <hash value="16#9348d0aec58fa2e80f74bf3a52440ec842aa7e6bf948bcd98d40d1c30dc218ec#"/>
1467     </memory>
1468     <memory executable="false" logical="bss" size="16#1000#" type="subject_binary" virtualAddress=
"16#0020_4000#" writable="true">
1469     <fill pattern="16#00#"/>
1470     </memory>
1471     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
virtualAddress="16#1000#" writable="true">
1472     <fill pattern="16#00#"/>
1473     </memory>
1474     </provides>
1475     </component>
1476     <component name="sm" profile="native">
1477     <config>
1478     <boolean name="debug_cpuid" value="false"/>
1479     <boolean name="debug_cr" value="false"/>
1480     <boolean name="debug_ioport" value="false"/>
1481     <boolean name="debug_ept" value="false"/>
1482     <boolean name="debug_rdmsr" value="false"/>
1483     <boolean name="debug_wrmsr" value="false"/>
1484     <boolean name="pciconf_emulation_enabled" value="true"/>
1485     </config>
1486     <depends>
1487     <library ref="libmtime"/>
1488     <library ref="libmudebuglog"/>
1489     <library ref="libmudm"/>
1490     <library ref="muinit"/>
1491     </depends>
1492     <requires>
1493     <vcpu>
1494     <registers>
1495     <gpr>
1496     <rip>16#0020_0000#</rip>
1497     </gpr>
1498     </registers>
1499     </vcpu>
1500     <events>
1501     <source>
1502     <event id="4" logical="resume_subject"/>
1503     </source>
1504     <target>
1505     <event logical="handle_subject_trap"/>
1506     </target>
1507     </events>
1508     </requires>
1509     <provides>
1510     <memory executable="true" logical="text" size="16#6000#" type="subject_binary" virtualAddress=
"16#0020_0000#" writable="false">
1511     <file filename="sm_text" offset="none"/>
1512     <hash value="16#b5ae0fc0b027b1f322f86f4687843a625627300ae8f287a3d986e3675359f367#"/>
1513     </memory>
1514     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
virtualAddress="16#0020_8000#" writable="false">
1515     <file filename="sm_rodata" offset="none"/>
1516     <hash value="16#4fa186779d49d11d2a6b08ae9f22f873d49c4e65fa4954c1a679db350194213a#"/>
1517     </memory>
1518     <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
="16#0020_9000#" writable="true">
1519     <file filename="sm_data" offset="none"/>
1520     <hash value="16#b12fca5364fb3bb09206fd164c3102d102293f0cf69efb7996620f73b8e702ba#"/>
1521     </memory>
1522     <memory executable="false" logical="bss" size="16#2000#" type="subject_binary" virtualAddress=
"16#0020_6000#" writable="true">
1523     <fill pattern="16#00#"/>
1524     </memory>
1525     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
virtualAddress="16#1000#" writable="true">
1526     <fill pattern="16#00#"/>
1527     </memory>
1528     </provides>
1529     </component>
1530     <component name="idle" profile="native">
1531     <requires>
1532     <vcpu>
1533     <registers>
1534     <gpr>

```

```

1535     <rip>16#0020_0000#</rip>
1536     </gpr>
1537     </registers>
1538     </vcpu>
1539     </requires>
1540     <provides>
1541     <memory executable="true" logical="text" size="16#1000#" type="subject_binary" virtualAddress=
1542     "16#0020_0000#" writable="false">
1543     <file filename="idle_text" offset="none"/>
1544     <hash value="16#324dc6f52b0fdfeef0a0cdbf632725689f1f3f12857a57ad80b240a1e8b21f9b#"/>
1545     </memory>
1546     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
1547     virtualAddress="16#0020_1000#" writable="false">
1548     <file filename="idle_rodata" offset="none"/>
1549     <hash value="16#db97c62b590d580647fe04fcc6c8a962697fa51f0a7ab475a16967e29cbb4cb9#"/>
1550     </memory>
1551     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
1552     virtualAddress="16#1000#" writable="true">
1553     <fill pattern="16#00#"/>
1554     </memory>
1555     </provides>
1556     </component>
1557     <component name="sl" profile="native">
1558     <depends>
1559     <library ref="libmunit"/>
1560     </depends>
1561     <requires>
1562     <vcpu>
1563     <registers>
1564     <gpr>
1565     <rip>16#0020_0000#</rip>
1566     </gpr>
1567     </registers>
1568     </vcpu>
1569     <events>
1570     <source>
1571     <event id="0" logical="start"/>
1572     </source>
1573     <target>
1574     <event logical="handle_reset"/>
1575     </target>
1576     </events>
1577     </requires>
1578     <provides>
1579     <memory executable="true" logical="text" size="16#3000#" type="subject_binary" virtualAddress=
1580     "16#0020_0000#" writable="false">
1581     <file filename="sl_text" offset="none"/>
1582     <hash value="16#8c26954ad22a1373e19faae880be9b66726fd4996ac928fff72abd4ff841138f#"/>
1583     </memory>
1584     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
1585     virtualAddress="16#0020_3000#" writable="false">
1586     <file filename="sl_rodata" offset="none"/>
1587     <hash value="16#680bcla5bea402fb9232ce73620ece595c32696b86c6b9c4f3eb159cbd270e31#"/>
1588     </memory>
1589     <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
1590     ="16#0020_4000#" writable="true">
1591     <file filename="sl_data" offset="none"/>
1592     <hash value="none"/>
1593     </memory>
1594     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
1595     virtualAddress="16#1000#" writable="true">
1596     <fill pattern="16#00#"/>
1597     </memory>
1598     </provides>
1599     </component>
1600     <component name="example" profile="native">
1601     <config>
1602     <boolean name="ahci_drv_enabled" value="false"/>
1603     <boolean name="print_serial" value="false"/>
1604     <boolean name="print_vcpu_speed" value="true"/>
1605     <integer name="serial" value="123456789"/>
1606     <string name="greeter" value="Subject running"/>
1607     </config>
1608     <depends>
1609     <library ref="libmdebuglog"/>
1610     <library ref="munit"/>
1611     </depends>
1612     <requires>
1613     <vcpu>
1614     <registers>
1615     <gpr>
1616     <rip>16#0020_0000#</rip>
1617     </gpr>
1618     </registers>
1619     </vcpu>
1620     <memory>
1621     </memory>

```

```

1615     <reader logical="example_request" size="16#1000#" virtualAddress="16#000A_0000#"/>
1616     <writer event="1" logical="example_response" size="16#1000#" virtualAddress="16#000B_0000#"/>
1617 </channels>
1618 <events>
1619   <source>
1620     <event id="2" logical="yield"/>
1621     <event id="3" logical="timer"/>
1622   </source>
1623   <target>
1624     <event logical="inject_timer">
1625       <inject_interrupt vector="37"/>
1626     </event>
1627   </target>
1628 </events>
1629 </requires>
1630 <provides>
1631   <memory executable="true" logical="text" size="16#3000#" type="subject_binary" virtualAddress=
1632     "16#0020_0000#" writable="false">
1633     <file filename="example_text" offset="none"/>
1634     <hash value="16#53f0e114bf17530a875da0ca5db136a44a94918ff10bcc16d66189841b37c04f#"/>
1635   </memory>
1636   <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
1637     virtualAddress="16#0020_5000#" writable="false">
1638     <file filename="example_rodata" offset="none"/>
1639     <hash value="16#4ed69a004cb8f0b5c10ccd1cc622ae409ea86ecd1de9039ec7c741e113f3497d#"/>
1640   </memory>
1641   <memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
1642     ="16#0020_6000#" writable="true">
1643     <file filename="example_data" offset="none"/>
1644     <hash value="16#09889515e4a06764057f9cb9a5801fa8a8063442d4708e24a07cd348a834e76b#"/>
1645   </memory>
1646   <memory executable="false" logical="bss" size="16#2000#" type="subject_binary" virtualAddress=
1647     "16#0020_3000#" writable="true">
1648     <fill pattern="16#00#"/>
1649   </memory>
1650   <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
1651     virtualAddress="16#1000#" writable="true">
1652     <fill pattern="16#00#"/>
1653   </memory>
1654 </provides>
1655 </component>
1656 <component name="controller" profile="native">
1657   <depends>
1658     <library ref="libmudebuglog"/>
1659   </depends>
1660   <requires>
1661     <vcpu>
1662       <registers>
1663         <gpr>
1664           <rip>16#0020_0000#</rip>
1665         </gpr>
1666       </registers>
1667     </vcpu>
1668     <memory>
1669       <array elementSize="16#1000#" executable="false" logical="control" virtualAddressBase="16#
1670         a000_0000#" writable="true">
1671         <memory logical="control_1"/>
1672         <memory logical="control_2"/>
1673         <memory logical="control_3"/>
1674         <memory logical="control_4"/>
1675         <memory logical="control_5"/>
1676       </array>
1677       <array elementSize="16#1000#" executable="false" logical="status" virtualAddressBase="16#
1678         a100_0000#" writable="false">
1679         <memory logical="status_1"/>
1680         <memory logical="status_2"/>
1681         <memory logical="status_3"/>
1682         <memory logical="status_4"/>
1683         <memory logical="status_5"/>
1684       </array>
1685       <memory executable="false" logical="slot_control_1" size="16#1000#" virtualAddress="16#9000
1686         _0000#" writable="false"/>
1687     </memory>
1688     <events>
1689       <source>
1690         <event id="10" logical="reset_slot_1_sm"/>
1691         <event id="11" logical="reset_slot_1_linux"/>
1692       </source>
1693     </events>
1694   </requires>
1695   <provides>
1696     <memory executable="true" logical="text" size="16#2000#" type="subject_binary" virtualAddress=
1697       "16#0020_0000#" writable="false">
1698       <file filename="controller_text" offset="none"/>
1699       <hash value="16#322941a56d080a742d523c5895fededca7156ea8c9a1071ee0bc2ec4f799f19b#"/>
1700     </memory>

```



```

1693     <memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
virtualAddress="16#0020_3000#" writable="false">
1695     <file filename="controller_rodata" offset="none"/>
<hash value="16#df41e836ab51453074f093d2824347d90d272ec8abaf4197c5ddb7636fd83320#"/>
1695     </memory>
<memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
1697     = "16#0020_4000#" writable="true">
<file filename="controller_data" offset="none"/>
1699     <hash value="16#ad7facb2586fc6e966c004d7d1d16b024f5805ff7cb47c7a85dabd8b48892ca7#"/>
</memory>
1701     <memory executable="false" logical="bss" size="16#1000#" type="subject_binary" virtualAddress=
"16#0020_2000#" writable="true">
<fill pattern="16#00#"/>
</memory>
1703     <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
virtualAddress="16#1000#" writable="true">
<fill pattern="16#00#"/>
1705     </memory>
</provides>
1707 </component>
<component name="time" profile="native">
1709 <depends>
<library ref="libmudebuglog"/>
1711 <library ref="libmucontrol"/>
</depends>
1713 <requires>
<vcpu>
1715 <vmx>
<controls>
1717 <proc>
<RDTSCExiting>0<!--
1719 This is an example of a component that customizes the vCPU
settings. In this case, direct access to the Time-Stamp Counter
1721 (TSC) is enabled. The settings made here are merged with the
(default) values defined by the component profile during policy
1723 expansion by the Mucfgexpand tool.
--></RDTSCExiting>
1725 </proc>
</controls>
1727 </vmx>
<registers>
1729 <gpr>
<rip>16#0020_0000#</rip>
1731 </gpr>
</registers>
1733 </vcpu>
<channels>
1735 <array elementSize="16#1000#" logical="export_channels" virtualAddressBase="16#000f_ffd0_0000
#">
<writer logical="time_export1"/>
1737 </array>
</channels>
<devices>
1739 <device logical="cmos_rtc">
<ioPort end="16#0071#" logical="ports" start="16#0070#"/>
1741 </device>
</devices>
1743 </requires>
<provides>
1745 <memory executable="true" logical="text" size="16#2000#" type="subject_binary" virtualAddress=
"16#0020_0000#" writable="false">
1747 <file filename="time_text" offset="none"/>
<hash value="16#fdf60d1ec7dd9bd0363469636a3058f5d58a13a5f592d05d7e6aa3f1c4b1f9a6#"/>
1749 </memory>
<memory executable="false" logical="rodata" size="16#1000#" type="subject_binary"
virtualAddress="16#0020_3000#" writable="false">
1751 <file filename="time_rodata" offset="none"/>
<hash value="16#b0fd849e1cb2a24c297924bebe30b0d11e47258ded43364b726431e322a233b6#"/>
1753 </memory>
<memory executable="false" logical="data" size="16#1000#" type="subject_binary" virtualAddress
1755     = "16#0020_4000#" writable="true">
<file filename="time_data" offset="none"/>
<hash value="16#ad7facb2586fc6e966c004d7d1d16b024f5805ff7cb47c7a85dabd8b48892ca7#"/>
1757 </memory>
<memory executable="false" logical="bss" size="16#1000#" type="subject_binary" virtualAddress=
1759     "16#0020_2000#" writable="true">
<fill pattern="16#00#"/>
</memory>
1761 <memory executable="false" logical="stack" size="16#4000#" type="subject_binary"
virtualAddress="16#1000#" writable="true">
<fill pattern="16#00#"/>
1763 </memory>
</provides>
1765 </component>
</components>
1767 <subjects>
<!--

```

```

1769     The 'subjects' element holds a list of subjects.
1770     -->
1771 <subject name="vt">
1772     <!--
1773     A subject is an instance of a component, i.e. an active component in the
1774     system policy that may be scheduled. Its specification references a
1775     component and maps all requested logical resources to physical resources
1776     provided by the system. Additional resources to the ones requested by
1777     the component can be specified here. This enables specialization of the
1778     base component specification.
1779     -->
1780     <events>
1781     <!--
1782     The subject 'events' element specifies all events originating from or
1783     directed at this subject. The physical attribute is the name of a event
1784     defined in the global events section.
1785     -->
1786     <source>
1787     <!--
1788     The event 'source' element specifies events that are allowed to be
1789     triggered by the associated subject.
1790
1791     Source events are divided into two groups: 'vmx_exit' and 'vmcall'. For
1792     event group 'vmx_exit' the id attribute specifies the trap number while
1793     in the 'vmcall' group it designates the hypercall number.
1794
1795     The 'vmx_exit' group is translated to a lookup table for handling VMX
1796     exit traps as defined by Intel SDM Vol. 3D, "Appendix C VMX Basic Exit
1797     Reasons". The 'vmcall' group on the other hand is translated into a
1798     lookup table to handle hypercalls.
1799     -->
1800     <group name="vmx_exit">
1801     <default physical="system_panic">
1802     <!--
1803     The 'default' element entry can be used to specify an event which should
1804     be added for all event ids that have not been explicitly specified.
1805     -->
1806     <system_panic/>
1807     </default>
1808     </group>
1809     </source>
1810     </events>
1811     <component ref="vt">
1812     <!--
1813     The 'component' reference element specifies which component this subject
1814     instantiates. All logical resources required by the component must be
1815     mapped to physical resources of the appropriate type. Validators make
1816     sure that all requirements are satisfied and that no mapping has been
1817     omitted.
1818     -->
1819     <map logical="NIC Linux" physical="virtual_console_1"/>
1820     <map logical="Storage Linux" physical="virtual_console_2"/>
1821     <map logical="input_events" physical="input_events"/>
1822     <map logical="input_device_1" physical="virtual_input_1"/>
1823     <map logical="input_device_2" physical="virtual_input_2"/>
1824     <map logical="debuglog" physical="debuglog_subject1"/>
1825     <map logical="vga" physical="vga">
1826     <map logical="buffer" physical="buffer"/>
1827     <map logical="ports" physical="ports">
1828     <!--
1829     The 'map' element maps a physical resource provided by the system with a
1830     resource requested by the referenced component.
1831
1832     This element allows recursion to map child resources as well (e.g.
1833     device memory, I/O ports etc).
1834     -->
1835     </map>
1836     </map>
1837     <map logical="slot_control_1" physical="slot_control_1"/>
1838     <map logical="shutdown" physical="system_poweroff"/>
1839     <map logical="reboot" physical="system_reboot"/>
1840     </component>
1841     </subject>
1842     <subject name="nic_sm">
1843     <memory>
1844     <memory executable="false" logical="status_linux" physical="status_linux_1" virtualAddress="
1845     16#0200_0000#" writable="false"/>
1846     </memory>
1847     <events>
1848     <source>
1849     <group name="vmx_exit">
1850     <default physical="system_panic">
1851     <system_panic/>
1852     </default>
1853     </group>
1854     <group name="vmcall">
1855     <event id="0" logical="serial_irq4" physical="serial_irq4_linux_1">

```

```

1855 <!--
1857     A source 'event' entry specifies a source event node, i.e. it registers
1859     a handler for the given event 'id'. These IDs, depending on the event
1861     group, are either hypercall numbers or VMX basic exit reasons.
1863
1865     It is possible to assign event actions to event source entries.
1866     Currently supported source event actions are 'system_reboot' and
1867     'system_poweroff', which both have the kernel itself as endpoint.
1868     -->
1869 </event>
1870 <event id="1" logical="reset_linux" physical="reset_linux_1"/>
1871 <event id="2" logical="load_linux" physical="load_linux_1"/>
1872 </group>
1873 </source>
1874 <target>
1875 <!--
1876     The event 'target' element specifies events that the subject is an
1877     *endpoint* of.
1878     -->
1879 <event logical="resume_after_load" physical="start_linux_1">
1880 <!--
1881     The 'event' element in the target section specifies one event endpoint
1882     by referencing a physical event and assigning a logical name to it.
1883     -->
1884 </event>
1885 <event id="63" logical="reset" physical="reset_sm_1">
1886 <reset/>
1887 </event>
1888 </target>
1889 </events>
1890 <monitor>
1891 <!--
1892     The monitor abstraction enables subjects to request access to certain
1893     data of another subject specified by name. Possible child elements are:
1894
1895     - State
1896
1897     - Timed\_Events
1898
1899     - Interrupts
1900
1901     - Loader
1902
1903     See the Muen Component Specification document for details about these
1904     subject monitor interfaces.
1905     -->
1906 <state logical="monitor_state" subject="nic_linux" virtualAddress="16#001e_0000#" writable="
1907 true"/>
1908 <loader logical="reload" subject="nic_sm" virtualAddress="16#0000#">
1909 <!--
1910     The 'loader' mechanism effectively puts the loaded subject denoted by
1911     the 'subject' attribute under loader control, as it is not able to start
1912     without the help of the loader.
1913
1914     In more detail, the 'loader' monitor element instructs the expander tool
1915     to map all memory regions of the referenced subject into the address
1916     space of the monitor subject, using the specified 'virtualAddress' as
1917     offset in the address space of the loader.
1918
1919     If a memory region of the loaded subject is writable and file-backed,
1920     the region is replaced with an empty region and linked via the 'hashRef'
1921     mechanism to the original region which is mapped into the loader.
1922
1923     The state of the loaded subject is then invalidated by clearing the
1924     'CR4.VMXE' bit in the initial subject CR4 register value. If such a
1925     subject is scheduled by the kernel, a VMX exit *VM-entry failure due to
1926     invalid guest state* (33) occurs. See Intel SDM Vol. 3C, "23.7 Enabling
1927     and Entering VMX Operation" and Intel SDM Vol. 3C, "23.8 Restrictions on
1928     VMX Operation" for more details. This trap is linked to the loader via
1929     normal VMX event handling. After handover, the loader initializes the
1930     memory regions replaced by the expander with the designated content.
1931
1932     All information required to *load* the loaded subject is provided to the
1933     loader subject via its own sinfo API. Memory regions prefixed with
1934     'monitor_sinfo_' provide access to the sinfo regions of the loaded
1935     subjects. Regions prefixed with 'monitor_state_' specify memory regions
1936     containing the subject register state of the loaded subject.
1937
1938     The difference between the 'monitor_sinfo_' memory region address in the
1939     loader and the address of the 'sinfo' memory region in the target sinfo
1940     information denotes the 'virtualAddress' offset attribute of the
1941     'loader' element in the policy. This information combined is enough to
1942     fully construct the initial state of the loaded subject, or to reset a
1943     subject to its initial state on demand.
1944
1945     The loader may also optionally check the hashes of the restored regions,
1946     as this information is provided via the sinfo mechanism as well.

```

```

1941     -->
1942     </loader>
1943 </monitor>
1944 <component ref="sm">
1945   <map logical="time_info" physical="time_info"/>
1946   <map logical="debuglog" physical="debuglog_subject2"/>
1947   <map logical="dm_pciconf_req" physical="nic_dm_request"/>
1948   <map logical="dm_pciconf_res" physical="nic_dm_response"/>
1949   <map logical="resume_subject" physical="resume_linux_1"/>
1950   <map logical="handle_subject_trap" physical="trap_to_sm_1"/>
1951   <map logical="status" physical="status_sm_1"/>
1952   <map logical="control" physical="control_sm_1"/>
1953 </component>
1954 </subject>
1955 <subject name="storage_sm">
1956   <events>
1957     <source>
1958       <group name="vmcall">
1959         <event id="0" logical="serial_irq4" physical="serial_irq4_linux_2"/>
1960         <event id="1" logical="reset_linux" physical="reset_linux_2"/>
1961       </group>
1962       <group name="vmx_exit">
1963         <default physical="system_panic">
1964           <system_panic/>
1965         </default>
1966       </group>
1967     </source>
1968   </events>
1969   <monitor>
1970     <state logical="monitor_state" subject="storage_linux" virtualAddress="16#001e_0000#" writable
1971     = "true"/>
1972     <loader logical="reload" subject="storage_sm" virtualAddress="16#0000#"/>
1973   </monitor>
1974   <component ref="sm">
1975     <map logical="time_info" physical="time_info"/>
1976     <map logical="debuglog" physical="debuglog_subject3"/>
1977     <map logical="dm_pciconf_req" physical="storage_dm_request"/>
1978     <map logical="dm_pciconf_res" physical="storage_dm_response"/>
1979     <map logical="resume_subject" physical="resume_linux_2"/>
1980     <map logical="handle_subject_trap" physical="trap_to_sm_2"/>
1981     <map logical="status" physical="status_sm_2"/>
1982     <map logical="control" physical="control_sm_2"/>
1983   </component>
1984 </subject>
1985 <subject name="time">
1986   <events>
1987     <source>
1988       <group name="vmx_exit">
1989         <default physical="system_panic">
1990           <system_panic/>
1991         </default>
1992       </group>
1993     </source>
1994   </events>
1995   <component ref="time">
1996     <map logical="time_export1" physical="time_info"/>
1997     <map logical="debuglog" physical="debuglog_subject4"/>
1998     <map logical="cmos_rtc" physical="cmos_rtc">
1999       <map logical="ports" physical="ports"/>
2000     </map>
2001     <map logical="status" physical="status_time"/>
2002     <map logical="control" physical="control_time"/>
2003   </component>
2004 </subject>
2005 <subject name="nic_sl">
2006   <events>
2007     <source>
2008       <group name="vmx_exit">
2009         <default physical="system_panic">
2010           <system_panic/>
2011         </default>
2012       </group>
2013     </source>
2014   </events>
2015   <monitor>
2016     <loader logical="monitor_loader_nic_linux" subject="nic_linux" virtualAddress="16#0001
2017     _0000_0000#"/>
2018   </monitor>
2019   <component ref="sl">
2020     <map logical="start" physical="start_linux_1"/>
2021     <map logical="handle_reset" physical="load_linux_1"/>
2022     <map logical="status" physical="status_linux_1"/>
2023     <map logical="control" physical="control_linux_1"/>
2024   </component>
2025 </subject>
2026 <subject name="ps2">
2027   <events>

```

```

2027     <source>
2028     <group name="vmx_exit">
2029         <default physical="system_panic">
2030             <system_panic/>
2031         </default>
2032     </group>
2033 </source>
2034 </events>
2035 <component ref="ps2_drv">
2036     <map logical="input_events" physical="input_events"/>
2037     <map logical="debuglog" physical="debuglog_subject5"/>
2038     <map logical="ps2" physical="ps2">
2039         <map logical="kbd_irq" physical="kbd_irq"/>
2040         <map logical="mouse_irq" physical="mouse_irq"/>
2041         <map logical="port_60" physical="port_60"/>
2042         <map logical="port_64" physical="port_64"/>
2043     </map>
2044 </component>
2045 </subject>
2046 <subject name="example">
2047     <events>
2048     <source>
2049     <group name="vmx_exit">
2050         <default physical="system_panic">
2051             <system_panic/>
2052         </default>
2053     </group>
2054 </source>
2055 </events>
2056 <monitor>
2057     <state logical="monitor_state" subject="storage_linux" virtualAddress="16#001e_0000#" writable
2058     = "true"/>
2059     <loader logical="reload" subject="example" virtualAddress="16#0000"/>
2060 </monitor>
2061 <component ref="example">
2062     <map logical="example_request" physical="example_request"/>
2063     <map logical="example_response" physical="example_response"/>
2064     <map logical="debuglog" physical="debuglog_example"/>
2065     <map logical="yield" physical="example_yield"/>
2066     <map logical="timer" physical="example_self"/>
2067     <map logical="inject_timer" physical="example_self"/>
2068     <map logical="control" physical="control_example"/>
2069     <map logical="status" physical="status_example"/>
2070 </component>
2071 </subject>
2072 <subject name="controller">
2073     <events>
2074     <source>
2075     <group name="vmx_exit">
2076         <default physical="system_panic">
2077             <system_panic/>
2078         </default>
2079     </group>
2080 </source>
2081 </events>
2082 <component ref="controller">
2083     <map logical="debuglog" physical="debuglog_controller"/>
2084     <map logical="control_1" physical="control_time"/>
2085     <map logical="control_2" physical="control_sm_1"/>
2086     <map logical="control_3" physical="control_sm_2"/>
2087     <map logical="control_4" physical="control_example"/>
2088     <map logical="control_5" physical="control_linux_1"/>
2089     <map logical="status_1" physical="status_time"/>
2090     <map logical="status_2" physical="status_sm_1"/>
2091     <map logical="status_3" physical="status_sm_2"/>
2092     <map logical="status_4" physical="status_example"/>
2093     <map logical="status_5" physical="status_linux_1"/>
2094     <map logical="slot_control_1" physical="slot_control_1"/>
2095     <map logical="reset_slot_1_sm" physical="reset_sm_1"/>
2096     <map logical="reset_slot_1_linux" physical="reset_slot_1"/>
2097 </component>
2098 </subject>
2099 <subject name="nic_dm">
2100     <devices>
2101     <!--
2102         List of device references. Used to grant a subject access to hardware
2103         devices and their resources.
2104     -->
2105     <device logical="nic" physical="ethernet_controller_1">
2106     <!--
2107         The `device` element allows a subject access to devices referenced via
2108         the `physical` attribute.
2109
2110         For PCI devices only a single virtual bus is provided (bus 0). The `pci`
2111         element may be used to place the device at a specific location (BDF). If
         no other logical device resources of the device are specified, then the
         expander tool will map all physical devices resources into the subject.

```

```

2113     When logical device resources are explicitly specified, then only access
2114     to those are actually granted. The physical attribute must be either a
2115     reference to an existing physical device, device alias or device class.
2116     Validators check that this is the case.
2117     -->
2118     <pci bus="16#00#" device="16#01#" function="0"/>
2119     <memory executable="false" logical="mmconf" physical="mmconf" writable="true">
2120     <!--
2121     The device 'memory' element maps the device memory region referenced via
2122     the 'physical' attribute into the subject address space at address
2123     'virtualAddress'. The 'executable', 'writable' attributes define the
2124     access permissions for the subject.
2125     -->
2126     </memory>
2127     </device>
2128 </devices>
2129 <events>
2130 <source>
2131 <group name="vmx_exit">
2132 <default physical="system_panic">
2133 <system_panic/>
2134 </default>
2135 </group>
2136 </source>
2137 </events>
2138 <component ref="dm">
2139 <map logical="debuglog" physical="debuglog_subject6"/>
2140 <map logical="request" physical="nic_dm_request"/>
2141 <map logical="response" physical="nic_dm_response"/>
2142 </component>
2143 </subject>
2144 <subject name="storage_dm">
2145 <events>
2146 <source>
2147 <group name="vmx_exit">
2148 <default physical="system_panic">
2149 <system_panic/>
2150 </default>
2151 </group>
2152 </source>
2153 </events>
2154 <component ref="dm">
2155 <map logical="debuglog" physical="debuglog_subject7"/>
2156 <map logical="request" physical="storage_dm_request"/>
2157 <map logical="response" physical="storage_dm_response"/>
2158 </component>
2159 </subject>
2160 <subject name="dbgserver">
2161 <events>
2162 <source>
2163 <group name="vmx_exit">
2164 <default physical="system_panic">
2165 <system_panic/>
2166 </default>
2167 </group>
2168 </source>
2169 </events>
2170 <component ref="dbgserver">
2171 <map logical="log_channel1" physical="debuglog_subject1"/>
2172 <map logical="log_channel2" physical="debuglog_subject2"/>
2173 <map logical="log_channel3" physical="debuglog_subject3"/>
2174 <map logical="log_channel4" physical="debuglog_subject4"/>
2175 <map logical="log_channel5" physical="debuglog_subject5"/>
2176 <map logical="log_channel_example" physical="debuglog_example"/>
2177 <map logical="log_channel_6" physical="debuglog_controller"/>
2178 <map logical="log_channel7" physical="debuglog_subject6"/>
2179 <map logical="log_channel8" physical="debuglog_subject7"/>
2180 <map logical="crash_audit" physical="crash_audit"/>
2181 <map logical="debugconsole" physical="serial_device_1">
2182 <map logical="port" physical="ioport1"/>
2183 </map>
2184 <map logical="reboot" physical="system_reboot"/>
2185 <map logical="shutdown" physical="system_poweroff"/>
2186 </component>
2187 </subject>
2188 <subject name="nic_linux">
2189 <bootparams>console=hvc console=ttyS0 hostname=nic_linux</bootparams>
2190 <memory>
2191 <memory executable="false" logical="initramfs" physical="initramfs" virtualAddress="16#9000_0000#" writable="false"/>
2192 </memory>
2193 <devices>
2194 <device logical="eth0" physical="nic_1">
2195 <pci bus="16#00#" device="16#01#" function="0"/>
2196 </device>
2197 <device logical="additional_nics" physical="additional_nics"/>
2198 </devices>

```

```

2199 <events>
2200 <source>
2201   <group name="vmx_exit">
2202     <default physical="trap_to_sm_1"/>
2203   </group>
2204   <group name="vmcall">
2205     <event id="30" logical="reboot" physical="reboot_linux_1"/>
2206     <event id="31" logical="timer" physical="timer_linux_1"/>
2207   </group>
2208 </source>
2209 <target>
2210   <event logical="resume_after_trap" physical="resume_linux_1"/>
2211   <event id="63" logical="reset" physical="reset_linux_1">
2212     <reset/>
2213   </event>
2214   <event id="62" logical="reset_from_vt" physical="reset_slot_1">
2215     <reset/>
2216   </event>
2217   <event id="61" logical="reboot" physical="reboot_linux_1">
2218     <reset/>
2219   </event>
2220   <event logical="serial_irq4" physical="serial_irq4_linux_1">
2221     <inject_interrupt vector="52">
2222       <!--
2223         Instructs the SK to inject a guest interrupt with given vector on event
2224         occurrence.
2225       -->
2226     </inject_interrupt>
2227   </event>
2228   <event logical="timer" physical="timer_linux_1">
2229     <inject_interrupt vector="236"/>
2230   </event>
2231 </target>
2232 </events>
2233 <channels>
2234 <!--
2235   The `channel` section of a subject declares references to communication
2236   channels. The referenced channels become accessible to the requesting
2237   subject either as reader or writer endpoint.
2238 -->
2239 <reader logical="virtual_input" physical="virtual_input_1" vector="100" virtualAddress="
16#3000#">
2240 <!--
2241   A channel `reader` element references a global communication channel as
2242   reader endpoint, i.e. the channel is mapped read-only into the subject
2243   address space.
2244 -->
2245 </reader>
2246 <writer event="1" logical="virtual_console" physical="virtual_console_1" virtualAddress="
16#4000#">
2247 <!--
2248   A channel `writer` element references a global communication channel as
2249   writer endpoint, i.e. the channel is mapped with write permissions into
2250   the subject address space.
2251 -->
2252 </writer>
2253 <reader logical="testchannel_2" physical="testchannel_2" virtualAddress="16#000e_00f0_0000#" />
2254 <writer logical="testchannel_1" physical="testchannel_1" virtualAddress="16#000e_00f0_1000#" />
2255 <reader logical="testchannel_4" physical="testchannel_4" virtualAddress="16#000e_00f0_2000#" />
2256 <writer logical="testchannel_3" physical="testchannel_3" virtualAddress="16#000e_0100_2000#" />
2257 </channels>
2258 <component ref="linux">
2259   <map logical="lowmem" physical="nic_linux|lowmem"/>
2260   <map logical="ram" physical="nic_linux|ram"/>
2261 </component>
2262 </subject>
2263 <subject name="storage_linux">
2264   <bootparams>console=hvc console=ttyS0 hostname=storage_linux</bootparams>
2265   <memory>
2266     <memory executable="false" logical="initramfs" physical="initramfs" virtualAddress="16#9000
_0000#" writable="false"/>
2267   </memory>
2268   <devices>
2269     <device logical="xhci" physical="usb_controller_1"/>
2270   </devices>
2271 </subject>
2272 <events>
2273 <source>
2274   <group name="vmx_exit">
2275     <default physical="trap_to_sm_2"/>
2276   </group>
2277   <group name="vmcall">
2278     <event id="31" logical="timer" physical="timer_linux_2"/>
2279   </group>
2280 </source>
2281 <target>
2282   <event logical="resume_after_trap" physical="resume_linux_2"/>
2283   <event logical="from_example_subject" physical="example_yield"/>

```

```

2283     <event id="63" logical="reset" physical="reset_linux_2">
2284         <reset/>
2285     </event>
2286     <event logical="serial_irq4" physical="serial_irq4_linux_2">
2287         <inject_interrupt vector="52"/>
2288     </event>
2289     <event logical="timer" physical="timer_linux_2">
2290         <inject_interrupt vector="236"/>
2291     </event>
2292 </target>
2293 </events>
2294 <channels>
2295     <reader logical="virtual_input" physical="virtual_input_2" vector="49" virtualAddress="
16#3000#"/>
2296     <writer event="1" logical="virtual_console" physical="virtual_console_2" virtualAddress="
16#4000#"/>
2297     <reader logical="example_response" physical="example_response" virtualAddress="16#000
e_0210_0000#"/>
2298     <writer event="2" logical="example_request" physical="example_request" virtualAddress="16#000
e_0210_1000#"/>
2299     <reader logical="testchannel_1" physical="testchannel_1" virtualAddress="16#000e_00f0_0000#"/>
2300     <writer logical="testchannel_2" physical="testchannel_2" virtualAddress="16#000e_00f0_1000#"/>
2301     <reader logical="testchannel_3" physical="testchannel_3" virtualAddress="16#000e_00f0_2000#"/>
2302     <writer logical="testchannel_4" physical="testchannel_4" virtualAddress="16#000e_0100_2000#"/>
2303 </channels>
2304 <component ref="linux">
2305     <map logical="lowmem" physical="storage_linux|lowmem"/>
2306     <map logical="ram" physical="storage_linux|ram"/>
2307 </component>
2308 </subject>
2309 </subjects>
2310 <scheduling tickRate="100000">
2311     <!--
2312     The Muen SK implements a fixed, cyclic scheduler. The 'scheduling'
2313     element is used to specify such a static plan by means of a major frame.
2314     A major frame consist of an arbitrary number of minor frames. Minor
2315     frames in turn specify a duration in number of ticks a subject is
2316     scheduled before preemption in terms of the tick rate.
2317
2318     The tickRate attribute has the unit Hertz (Hz) and specifies the number
2319     of clock ticks per second. The ticks attribute of minor frames is
2320     expressed in terms of this tick rate. As an example: if we want to
2321     declare the minor frame duration in terms of microseconds ( $\{10^{-6}\}$ )
2322     then a tick rate of 1000000 must be used.
2323
2324     The duration of a major frame must be the same on each CPU, meaning the
2325     sum of all minor frame ticks for any given CPU must be identical.
2326     However, different major frames can have arbitrary length.
2327
2328     The Tau0 subject designates to the kernel which major frame is the
2329     currently active one. At the end of each major frame, the kernel
2330     determines the active major frame and switches to that scheduling plan
2331     for the duration of the major frame.
2332
2333     All subjects which can hand over execution to another subject via a
2334     switch event form a so called scheduling group. Membership to a
2335     scheduling group is determined by the specified switch events and how
2336     they link subjects together. Minor frames designate the subject that is
2337     to be executed for the given amount of ticks. The subject name
2338     identifies the *initial* subject of a minor frame but any member of the
2339     scheduling group of the given subject may be executed during that minor
2340     frame.
2341     -->
2342     <majorFrame>
2343     <!--
2344     A major frame consists of a sequence of minor frames for a given CPU.
2345     When the end of a major frame is reached, all CPUs synchronize and the
2346     scheduler starts over from the beginning using the first minor frame
2347     again. This means that major frames are repeated in a cyclic fashion
2348     until a different major frame is designated via the Tau0 interface.
2349     -->
2350     <cpu id="0">
2351     <!--
2352     The 'cpu' element is used to specify major frames for each CPU of the
2353     system.
2354     -->
2355     <minorFrame subject="nic_linux" ticks="4">
2356     <!--
2357     A minor frame specifies the number of scheduling ticks a subject is
2358     allowed to run on the CPU specified by the parent 'cpu' element.
2359     -->
2360     </minorFrame>
2361     <minorFrame subject="ps2" ticks="1"/>
2362     <minorFrame subject="nic_linux" ticks="4"/>
2363     <minorFrame subject="controller" ticks="1"/>
2364     <minorFrame subject="nic_linux" ticks="4"/>
2365     <minorFrame subject="mugenschedcfg_auto_idle_0" ticks="1"/>

```



```

2713 <minorFrame subject="vt" ticks="1"/>
      <minorFrame subject="example" ticks="3"/>
2715 <minorFrame subject="vt" ticks="2"/>
      <minorFrame subject="example" ticks="3"/>
2717 <minorFrame subject="vt" ticks="2"/>
      <minorFrame subject="example" ticks="3"/>
2719 <minorFrame subject="dbgserver" ticks="2"/>
      <minorFrame subject="example" ticks="3"/>
2721 <minorFrame subject="vt" ticks="2"/>
      <minorFrame subject="example" ticks="3"/>
2723 <minorFrame subject="vt" ticks="2"/>
      <minorFrame subject="example" ticks="3"/>
2725 <minorFrame subject="vt" ticks="1"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="1"/>
2727 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="dbgserver" ticks="2"/>
2729 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2731 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2733 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2735 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="dbgserver" ticks="2"/>
2737 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2739 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2741 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2743 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="dbgserver" ticks="2"/>
2745 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2747 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2749 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2751 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="dbgserver" ticks="2"/>
2753 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2755 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2757 <minorFrame subject="example" ticks="3"/>
      <minorFrame subject="mugenschedcfg_auto_idle_1" ticks="2"/>
2759 </cpu>
      </majorFrame>
2761 </scheduling>
      </system>

```

Listing 8.1: Demo System (VT-d)

Chapter 9

Bibliography

- [1] Adrian-Ken Rueegsegger and Reto Buerki. *Muen Component Specification*. 2021.
- [2] Adrian-Ken Rueegsegger and Reto Buerki. *Muen Separation Kernel*. 2021.